

[Sample &](http://www.ti.com.cn/product/cn/TLV320AIC3212?dcmp=dsproject&hqs=sandbuy&#samplebuy) $\frac{1}{2}$ Buy

Texas **INSTRUMENTS**

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015

TLV320AIC3212 具有接收器驱动器、**DirectPath** 耳机和立体声 **D** 类扬声 器放大器的超低功耗立体声音频编解码器

1 特性

- • 信噪比 (SNR) 为 101dB 的立体声音频数模转换器 (DAC)
- 2.7mW 立体声 48kHz DAC 播放
- SNR 为 93dB 的立体声音频 ADC
- 5.6mW 立体声 48kHz ADC 录制
- 8kHz 至 192kHz 播放和录制
- 30mW DirectPath™耳机驱动器免除了对较大输出 隔直电容的需要
- 128mW 差分接收器输出驱动器
- • 立体声 D 类扬声器驱动器
	- $-$ 1.7W (8Ω, 5.5V, 10% THDN)
- $-$ 1.4W (8Ω, 5.5V, 1% THDN)
- 立体声线路输出
- PowerTune™调整功率与 SNR 间的关系
- 扩展信号处理选项
- 8 个单端或 4 个全差分模拟输入
- 立体声数字和模拟麦克风输入
- 低功耗模拟旁路模式
- 可编程锁相环 (PLL) 以及低频计时
- 可编程 12 位逐次逼近 (SAR) ADC
- SPI 和 I²C 控制接口
- • 三个独立数字音频串行接口
- 4.81mm × 4.81mm × 0.625mm 81 焊球晶圆级芯片

(WCSP) (YZF) 封装

Tools & **[Software](http://www.ti.com.cn/product/cn/TLV320AIC3212?dcmp=dsproject&hqs=sw&#desKit)**

2 应用范围

- 移动手持机
- 平板电脑和电子书
- 便携式导航设备 (PND)
- 便携式媒体播放器 (PMP)
- 便携式游戏系统
- 便携式计算机

3 描述

TLV320AIC3212(也称 AIC3212)器件是一款灵活的 高集成度、低功耗、低电压立体声音频编解码器。 AIC3212 具有 数字麦克风输入和可编程输出、 PowerTune 功能、可选音频处理模块、预定义和参数 化的信号处理模块、集成 PLL 和灵活音频接口。凭借 大量基于寄存器的控制(受控对象包括功率、输入和输 出通道配置、增益、音效、引脚多路复用和时钟等), 该器件能够精确满足其应用的要求。

器件信息**[\(1\)](#page-0-0)**

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化框图

ÆA.

版权 © 2012–2015, Texas Instruments Incorporated

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

目录

4 修订历史记录

注:之前版本的页码可能与当前版本有所不同。

Changes from Original (March 2012) to Revision A Page

已添加 ESD 额定值表,特性 描述 部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文 档支持部分以及机械、封装和可订购信息部分.. [1](#page-0-4)

5 说明 (续)

该器件与先进的 PowerTune 技术相结合,可支持从 8kHz 单声道语音播放到 192kHz DAC 播放的运行,因此非常 适用于便携式电池供电类音频和电话通讯 应用。

TLV320AIC3212 的录制路径支持进行从 8kHz 单声道至 192kHz 立体声的录制,同时包含可编程输入通道配置。 该配置涵盖单端和差分设置以及输入信号的悬空或混合。录制路径还提供了一个以数字方式控制的立体声麦克风前 置放大器以及集成麦克风偏置。数字信号处理模块的一项应用是移除可由机械耦合(例如数码相机的光学变焦)引 入的可闻性噪声。录制路径也可配置为立体声数字麦克风脉冲密度调制 (PDM) 接口,该接口通常在 64 Fs 或 128 Fs 的条件下使用。

播放路径提供了用于滤波和音效的信号处理模块以及耳机、线路、接收器和 D 类扬声器输出,支持对 DAC 和模拟 输入信号的灵活混合以及可编程音量控制。播放路径包含两个高功率 DirectPath 耳机输出驱动器,无需使用交流耦 合电容。内置的电荷泵为以地面为中心的耳机驱动器生成负电源。此类耳机输出驱动器可以多种方式进行配置,包 括立体声和单声道桥接式负载 (BTL)。此外,播放音频可传递至集成的立体声 D 类扬声器驱动器或差分接收器放大 器。

借助集成的 PowerTune 技术,该器件可调节至正确的功耗-性能平衡点。在移动环境中 使用时, 移动应用经常需 要在低功耗状态下运行。在音频坞环境中使用时,与功耗问题相比,最大限度地降低噪声才是关注的重点。借助 PowerTune, TLV320AIC3212 能够同时满足上述两种情况。

TLV320AIC3212 所需的内部时钟可能来自多个源,包括 MCLK1 引脚、MCLK2 引脚、BCLK1 引脚、BCLK2 引 脚、若干通用 I/O 引脚或内部 PLL 输出,PLL 的输入也来源于相似引脚。虽然内置的分数 PLL 能够确保获得适合 的时钟信号,但 TI 建议不要将其用于最低功率设置。PLL 高度可编程, 能够接受频率范围为 512kHz 至 50MHz 的 可用输入时钟。要启用更低的时钟频率,集成的低频时钟倍频器也可以用作 PLL 的输入。

TLV320AIC3212 具有一个 12 位逐次逼近寄存器 (SAR) ADC 转换器,支持测量系统电压。这些系统电压测量可能 来源于三个专用模拟输入(IN1L/AUX1、IN1R/AUX2 或 VBAT 引脚)或可由 SAR ADC 读取的片上温度传感器。

TLV320AIC3212 还 具备 三个完全数字音频串行接口。每个接口支持 I2S、DSP/TDM、RJF、LJF 和单声道 PCM 格式。这使得数字播放 (DAC) 和录制 (ADC) 路径能从三条独立数字音频总线或芯片中选择。

该器件采用 4.81mm x 4.81mm × 0.625mm 81 焊球 WCSP (YZF) 封装。

TEXAS INSTRUMENTS

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

6 Device Comparison Table

7 Pin Configuration and Functions

YZF Package 81-Pin DSBGA Top View

Pin Functions

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

Texas
Instruments

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

TEXAS NSTRUMENTS

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

ISTRUMENTS

EXAS

Pin Functions (continued)

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) TI recommends to keep all AVDDx_18 supplies within \pm 50 mV of each other.

(3) TI recommends to keep SLVDD, SRVDD, and SPK_V supplies within ± 50 mV of each other.

8.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

(1) All grounds on board are tied together, so they should not differ in voltage by more than 0.1 V max, for any combination of ground signals. AVDDx_18 are within ±0.05 V of each other. SLVDD, SRVDD, and SPK_V are within ±0.05 V of each other.

(2) Minimum voltage for HVDD_18 and RECVDD_33 should be greater than or equal to AVDD2_18. Minimum voltage for AVDD3_33 should be greater than or equal to AVDD1_18 and AVDD2_18.

(3) At DVDD values lower than 1.65 V, the PLL does not function. Please see table in SLAU360, *Maximum TLV320AIC3212 Clock Frequencies* for details on maximum clock frequencies.

(4) The PLL Input Frequency refers to clock frequency after PLL_CLKIN_DIV divider. Frequencies higher than 20 MHz can be sent as an input to this PLL_CLKIN_DIV and reduced in frequency prior to input to the PLL.

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

EXAS ISTRUMENTS

Recommended Operating Conditions (continued)

8.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/cn/lit/pdf/spra953)

8.5 Electrical Characteristics, SAR ADC

 T_A = 25°C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; fS (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 μF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

(1) SAR input impedance is dependent on the sampling frequency (f designated in Hz), and the sampling capacitor is C_{SAR_IN} = 25 pF.
(2) When using External SAR reference, this external reference must be restricted V_{EXT}

(2) When using External SAR reference, this external reference must be restricted V_{EXT_SAR_REF}≤AVDD_18 and AVDD2_18.
(3) Noise from external reference voltage is excluded from this measurement.

Noise from external reference voltage is excluded from this measurement.

EXAS ISTRUMENTS

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

8.6 Electrical Characteristics, ADC

 T_A = 25°C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; fS (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

⁽¹⁾ Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

⁽²⁾ All performance measurements done with pre-analyzer 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

Electrical Characteristics, ADC (continued)

 $T_A = 25^{\circ}$ C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; fS (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 μF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

EXAS ISTRUMENTS

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

8.7 Electrical Characteristics, Bypass Outputs

 $T_A = 25^{\circ}$ C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
ANALOG BYPASS TO RECEIVER AMPLIFIER, DIRECT MODE											
	Device Setup	Load = 32Ω (differential), 56pF; Input CM=0.9V; Output CM=1.65V; IN1L routed to RECP and IN1R routed to RECM: Channel Gain=0dB									
	Full scale differential input voltage (0dB)			1		V _{RMS}					
	Gain Error	707mVrms (-3dBFS), 1-kHz input signal		0.5		dB					
	Noise, A-weighted ⁽¹⁾	Idle Channel, IN1L and IN1R ac-shorted to ground		13		μ _{RMS}					
THD+N	Total Harmonic Distortion plus Noise	707mVrms (-3dBFS), 1-kHz input signal		-88		dB					
	ANALOG BYPASS TO HEADPHONE AMPLIFIER, PGA MODE										
	Device Setup	Load = 16 Ω (single-ended), 56 pF; HVDD_18 $= 3.3 V$ Input CM=0.9 V; Output CM=1.65 V IN1L routed to ADCPGA_L, ADCPGA_L routed through MAL to HPL; and IN1R routed to ADCPGA_R, ADCPGA_R routed through MAR to HPR; R_{in} = 20 K; Channel Gain = 0 dВ									
	Full scale input voltage (0 dB)			0.5		V_{RMS}					
	Gain Error	446 mVrms (-1dBFS), 1-kHz input signal		-1.2		dB					
	Noise, A-weighted ⁽¹⁾	Idle Channel, IN1L and IN1R AC-shorted to ground		6		μV_{RMS}					
THD+N	Total Harmonic Distortion plus Noise	446 mVrms (-1dBFS), 1-kHz input signal		-81		dB					
		ANALOG BYPASS TO HEADPHONE AMPLIFIER (GROUND-CENTERED CIRCUIT CONFIGURATION), PGA MODE									
	Device Setup	Load = 16 Ω (single-ended), 56 pF; Input CM=0.9 V; IN1L routed to ADCPGA_L, ADCPGA_L routed through MAL to HPL; and IN1R routed to ADCPGA_R, ADCPGA_R routed through MAR to HPR; R_{in} = 20 K; Channel Gain = 0 dB									
	Full scale input voltage (0dB)			0.5		V_{RMS}					
	Gain Error	446 mVrms (-1dBFS), 1-kHz input signal		-1		dB					
	Noise, A-weighted ⁽¹⁾	Idle Channel, IN1L and IN1R ac-shorted to ground		11		μV_{RMS}					
THD+N	Total Harmonic Distortion plus Noise	446mVrms (-1dBFS), 1-kHz input signal		-67		dB					
ANALOG BYPASS TO LINE-OUT AMPLIFIER, PGA MODE											
	Device Setup	Load = 10KOhm (single-ended), 56pF; Input and Output CM=0.9V; IN1L routed to ADCPGA_L and IN1R routed to ADCPGA R ; $Rin = 20k$ ADCPGA_L routed through MAL to LOL and ADCPGA_R routed through MAR to LOR; Channel Gain = 0dB									
	Full scale input voltage (0dB)			0.5		V_{RMS}					
	Gain Error	446mVrms (-1dBFS), 1-kHz input signal		-0.7		dB					

⁽¹⁾ All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

Electrical Characteristics, Bypass Outputs (continued)

 T_A = 25°C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 μF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

8.8 Electrical Characteristics, Microphone Interface

 $T_A = 25^{\circ}$ C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 μF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

(1) To provide 3 mA, Micbias Mode 0 voltage yields typical voltage of 1.60 V for Common Mode of 0.9 V.
(2) To provide 7 mA, Micbias Mode 1 voltage yields typical voltage of 2.31 V, and Micbias Mode 2 voltage

(2) To provide 7 mA, Micbias Mode 1 voltage yields typical voltage of 2.31 V, and Micbias Mode 2 voltage yields typical voltage of 2.86 V for Common Mode of 0.9 V.

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

8.9 Electrical Characteristics, Audio DAC Outputs

 T_A = 25°C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
AUDIO DAC - STEREO SINGLE-ENDED LINE OUTPUT											
	Device Setup	Load = 10 k Ω (single-ended), 56 pF Input & Output CM=0.9 V DOSR = 128, MCLK=256* f_s , Channel Gain = 0 dB, Processing Block = PRB_P1, Power Tune = PTM P4									
	Full scale output voltage (0dB)			0.5		V_{RMS}					
SNR	Signal-to-noise ratio A-weighted ⁽¹⁾ (2)	All zeros fed to DAC input	85	101		dB					
DR	Dynamic range, A-weighted (1) (2)	-60-dB 1-kHz input full-scale signal, Word length=20 bits		101		dВ					
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1-kHz input signal		-88		dB					
	DAC Gain Error	-3dB full-scale, 1-kHz input signal		0.1		dB					
	DAC Mute Attenuation	Mute		119		dB					
	DAC channel separation	-1 dB, 1kHz signal, between left and right Line out		108		dB					
	DAC PSRR	100mVpp, 1kHz signal applied to AVDD 18, AVDD _x 18		71		dB					
		100mVpp, 217Hz signal applied to AVDD_18, AVDDx_18		71		dB					
	AUDIO DAC - STEREO SINGLE-ENDED LINE OUTPUT										
	Device Setup	Load = 10 k Ω (single-ended), 56pF Input & Output CM=0.75V; AVDD_18, AVDDx_18, HVDD_18=1.5V $DOSR = 128$ MCLK=256* fs Channel Gain = $0dB$ Processing Block = PRB_P1 Power Tune = PTM_P4									
	Full scale output voltage (0dB)			0.375		V _{RMS}					
SNR	Signal-to-noise ratio, A-weighted (1)	All zeros fed to DAC input		99		dB					
DR	Dynamic range, A-weighted (1) (2)	-60dB 1 kHz input full-scale signal, Word length=20 bits		99		dB					
THD+N	Total Harmonic Distortion plus Noise	-3 dB full-scale, 1-kHz input signal		-88		dB					
AUDIO DAC - MONO DIFFERENTIAL LINE OUTPUT											
	Device Setup	Load = 10 k Ω (differential), 56pF Input & Output CM=0.9V, LOL signal routed to LOR amplifier DOSR = 128, MCLK=256* f_s , Channel Gain = 0dB, Processing Block = PRB_P1, Power Tune = PTM P4									
	Full scale output voltage (0dB)			$\mathbf{1}$		V_{RMS}					
SNR	Signal-to-noise ratio A-weighted ^{(1) (2)}	All zeros fed to DAC input		101		dB					
DR	Dynamic range, A-weighted (1) (2)	-60dB 1kHz input full-scale signal,		101		dB					
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1-kHz input signal		-86		dB					
	DAC Gain Error	-3dB full-scale, 1-kHz input signal		0.1		dB					

⁽¹⁾ Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

⁽²⁾ All performance measurements done with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

Electrical Characteristics, Audio DAC Outputs (continued)

 $T_A = 25^{\circ}$ C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 μF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

(3) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

⁽⁴⁾ All performance measurements done with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

Electrical Characteristics, Audio DAC Outputs (continued)

 $T_A = 25^{\circ}$ C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 μF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

8.10 Electrical Characteristics, Class-D Outputs

 T_A = 25°C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

(1) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

(2) All performance measurements done with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

Texas **NSTRUMENTS**

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

8.11 Electrical Characteristics, Miscellaneous

 $T_A = 25^{\circ}$ C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 µF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

(1) For further details on playback and recording power consumption, refer to Powertune section in SLAU360.

8.12 Electrical Characteristics, Logic Levels

 $T_A = 25^{\circ}$ C; AVDD_18, AVDDx_18, HVDD_18, CPVDD_18, DVDD, IOVDD = 1.8 V; AVDD3_33, RECVDD_33 = 3.3 V; SLVDD, SRVDD, SPK_V = 3.6 V; f S (Audio) = 48 kHz; Audio Word Length = 16 bits; Cext = 1 μF on VREF_SAR and VREF_AUDIO pins; PLL disabled unless otherwise noted.

8.13 Audio Data Serial Interface Timing (I²S): I ²S/LJF/RJF Timing in Master Mode

Note: All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

WCLK represents WCLK1 pin for Audio Serial Interface number 1, WCLK2 pin for Audio Serial Interface number 2, and WCLK3 pin for Audio Serial Interface number 3. **BCLK** represents BCLK1 pin for Audio Serial Interface number 1, BCLK2 pin for Audio Serial Interface number 2, and BCLK3 pin for Audio Serial Interface number 3. **DOUT** represents DOUT1 pin for Audio Serial Interface number 1, DOUT2 pin for Audio Serial Interface number 2, and DOUT3 pin for Audio Serial Interface number 3. **DIN** represents DIN1 pin for Audio Serial Interface number 1, DIN2 pin for Audio Serial Interface number 2, and DIN3 pin for Audio Serial Interface number 3. Specifications are at 25° C with DVDD = 1.8 V and IOVDD = 1.8 V. (See [Figure](#page-22-1) 1)

Figure 1. I ²S/LJF/RJF Timing in Master Mode

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

8.14 Audio Data Serial Interface Timing (I²S): I ²S/LJF/RJF Timing in Slave Mode

Note: All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

WCLK represents WCLK1 pin for Audio Serial Interface number 1, WCLK2 pin for Audio Serial Interface number 2, and WCLK3 pin for Audio Serial Interface number 3. **BCLK** represents BCLK1 pin for Audio Serial Interface number 1, BCLK2 pin for Audio Serial Interface number 2, and BCLK3 pin for Audio Serial Interface number 3. **DOUT** represents DOUT1 pin for Audio Serial Interface number 1, DOUT2 pin for Audio Serial Interface number 2, and DOUT3 pin for Audio Serial Interface number 3. **DIN** represents DIN1 pin for Audio Serial Interface number 1, DIN2 pin for Audio Serial Interface number 2, and DIN3 pin for Audio Serial Interface number 3. Specifications are at 25° C with DVDD = 1.8 V and IOVDD = 1.8 V. (See [Figure](#page-23-1) 2)

Figure 2. I ²S/LJF/RJF Timing in Slave Mode

8.15 Typical DSP Timing: DSP/Mono PCM Timing in Master Mode

Note: All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

```
Specifications are at 25° C with DVDD = 1.8 V. (See Figure 3)
```


Figure 3. DSP/Mono PCM Timing in Master Mode

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

XAS **STRUMENTS**

8.16 Typical DSP Timing: DSP/Mono PCM Timing in Slave Mode

Note: All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

```
Specifications are at 25° C with DVDD = 1.8 V. (See Figure 4)
```


Figure 4. DSP/Mono PCM Timing in Slave Mode

8.17 I ²C Interface Timing

Note: All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3. (See [Figure](#page-26-1) 5)

Figure 5. I ²C Interface Timing Diagram

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

8.18 SPI Timing

Note: All timing specifications are measured at characterization but not tested at final test. The audio serial interface timing specifications are applied to Audio Serial Interface number 1, Audio Serial Interface number 2 and Audio Serial Interface number 3.

SS = SCL pin, **SCLK** = GPI1 pin, **MISO** = GPO1 pin, and **MOSI** = SDA pin. Specifications are at 25° C with DVDD = 1.8 V. (See [Figure](#page-27-1) 6)

(1) These parameters are based on characterization and are not tested in production.

Figure 6. SPI Timing Diagram

8.19 Typical Characteristics

8.19.1 Audio ADC Performance

0.02 0.1 1 10 20 Frequency (kHz)

mí

Figure 9. ADC Differential Input to ADC FFT at -3 DBR vs Frequency

G003

 -140 -140 0.02

m

−120 −100

Audio DAC Performance (continued)

8.19.3 Class-D Driver Performance

8.19.4 MICBIAS Performance

9 Parameter Measurement Information

All parameters are measured according to the conditions described in *[Specifications](#page-9-0)*.

Texas **NSTRUMENTS**

10 Detailed Description

10.1 Overview

The TLV320AIC3212 device is a flexible, highly-integrated, low-power, low-voltage stereo audio codec with digital microphone inputs and programmable outputs, PowerTune capabilities, selectable audio-processing blocks, fixed predefined and parameterizable signal processing blocks, integrated PLL, and flexible digital audio interfaces. The device is intended for applications in mobile handsets, tablets, eBooks, portable navigation devices, portable media player, portable gaming systems, and portable computing. Available in a 4.81mm x 4.81mm 81-ball WCSP (YZF) Package, the device includes an extensive register-based control of power, input/output channel configuration, gains, effects, pin-multiplexing and clocks, allowing the codec to be precisely targeted to its application.

The TLV320AIC3212 consists of the following blocks:

- 5.6-mW Stereo Audio ADC with 93dB SNR
- 2.7-mW Stereo 48kHz DAC Playback
- 30-mW DirectPath Headphone Driver
- 128-mW Differential Receiver Output Driver
- Stereo Class-D Speaker Drivers
- Programmable 12-Bit SAR ADC
- SPI and I2C Control Interfaces
- Three Independent Digital Audio Serial Interfaces
- Programmable PLL Generator

The TLV320AIC3212 features PowerTune to trade power dissipation versus performance. This mechanism has many modes that can be selected at the time of device configuration.

10.2 Functional Block Diagram

10.3 Feature Description

10.3.1 Device Connections

10.3.1.1 Digital Pins

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are hardware-control pins RESET and SPI SELECT pin. Depending on the state of SPI_SELECT, four pins SCL, SDA, GPO1, and GPI1 are configured for either I²C or SPI protocol. Only in I²C mode, GPI3 and GPI4 provide four possible I²C addresses for the TLV320AIC3212.

Other digital IO pins can be configured for various functions via register control.

10.3.1.2 Analog Pins

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

The possible analog routings of analog input pins to ADCs and output amplifiers as well as the routing from DACs to output amplifiers can be seen in the Analog Routing Diagram.

10.3.1.3 Multifunction Pins

[Table](#page-33-1) 1 show the possible allocation of pins for specific functions.

Table 1. Multifunction Pin Assignments for Pins MCLK1, MCLK2, WCLK1, BCLK1, DIN1, DOUT1, WCLK2, BCLK2, DIN2, and DOUT2

(1) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin (for example, if DOUT1 has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time)

(2) D: Default Function

Feature Description (continued)

Table 1. Multifunction Pin Assignments for Pins MCLK1, MCLK2, WCLK1, BCLK1, DIN1, DOUT1, WCLK2, BCLK2, DIN2, and DOUT2 (continued)

 (3) $S^{(3)}$: The MCLK1 pin could be chosen to drive the PLL, ADC Clock, DAC Clock, CDIV Clock, LFR Clock, HF Clock, and REF_1MHz_CLK inputs **simultaneously**

(4) $S⁽⁴⁾$: The BCLK1 or BCLK2 pins could be chosen to drive the PLL, ADC Clock, DAC Clock, and audio interface bit clock inputs **simultaneously**

Table 2. Multifunction Pin Assignments for Pins WCLK3, BCLK3, DIN3, DOUT3, GPIO1, GPIO2, GPO1, GPI1, GPI2, GPI3, and GPI4

(1) GPO1 and GPI1 can only be utilized for functions defined in this table when part utilizes I^2C for control. In SPI mode, these pins serve as the MISO and SCLK, respectively.

(2) GPI3 and GPI4 can only be utilized for functions defined in this table when part utilizes SPI for control. In l^2C mode, these pins serve as I²C address pins.

(3) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin (for example, if WCLK3 has been allocated for General Purpose Output, it cannot be used as the ASI3 WCLK output at the same time)

Texas **NSTRUMENTS**

Table 2. Multifunction Pin Assignments for Pins WCLK3, BCLK3, DIN3, DOUT3, GPIO1, GPIO2, GPO1, GPI1, GPI2, GPI3, and GPI4 (continued)

(4) S (4): The GPIO1, GPIO2, GPI1, or GPI2 pins could be chosen to drive the PLL, ADC Clock, and DAC Clock inputs **simultaneously** (5) D: Default Function

Table 2. Multifunction Pin Assignments for Pins WCLK3, BCLK3, DIN3, DOUT3, GPIO1, GPIO2, GPO1, GPI1, GPI2, GPI3, and GPI4 (continued)

10.3.2 Analog Audio I/O

图 **20. Analog Routing Diagram**

10.3.2.1 Analog Low Power Bypass

The TLV320AIC3212 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed from an analog input terminal to an amplifier driving an analog output terminal. Neither the ADC nor the DAC resources are required for such operation; this supports low-power operation during analog-bypass mode. In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1L to the left lineout amplifier (LOL) and IN1R to LOR. Additionally, line-level signals can be routed directly from these analog inputs to the differential receiver amplifier, which outputs on RECP and RECM.

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

10.3.2.2 Headphone Outputs

The stereo headphone drivers on terminals HPL and HPR can drive loads with impedances down to 16 Ω in single-ended DC-coupled headphone configurations. An integral charge pump generates the negative supply required to operate the headphone drivers in dc-coupled mode, where the common mode of the output signal is made equal to the ground of the headphone load using a ground-sense circuit. Operation of headphone drivers in dc-coupled (ground centered mode) eliminates the need for large DC-blocking capacitors.

图 **21. TLV320AIC3212 Ground-Centered Headphone Output**

Alternatively the headphone amplifier can also be operated in a unipolar circuit configuration using DC blocking capacitors.

10.3.2.2.1 Using the Headphone Amplifier

The headphone drivers are capable of driving a mixed combination of DAC signal, left and right ADC PGA signal, and LOL and LOR output signals by configuring B0_P1_R27-R29. The ADC PGA signals can be attenuated up to 36 dB before routing to headphone drivers by configuring B0 P1 R18 and B0 P1 R19. The line-output signals can be attenuated up to 78 dB before routing to headphone drivers by configuring B0_P1_R28 and BO_P1_R29. The level of the DAC signal can be controlled using the digital volume control of the DAC by configuring B0_P0_R64-R66. To control the output-voltage swing of headphone drivers, the headphone driver volume control provides a range of -6.0 dB to $+14.0$ dB⁽¹⁾ in steps of 1 dB. These can be configured by programming B0_P1_R27, B0_P1_R31, and B0_P1_R32. In addition, finer volume controls are also available when routing LOL or LOR to the headphone drivers by controlling B0_P1_R27-R28. These level controls are not meant to be used as dynamic volume control, but more to set output levels during initial device configuration. Register B0_P1_R9_D[6:5] allows the headphone output stage to be scaled to tradeoff power delivered vs quiescent power consumption. (1)

10.3.2.2.2 Ground-Centered Headphone Amplifier Configuration

Among the other advantages of the ground-centered connection is inherent freedom from turnon transients that can cause audible pops, sometimes at uncomfortable volumes.

⁽¹⁾ If the device must be placed into 'mute' from the –6.0 dB setting, set the device at a gain of –5.0 dB first, then place the device into mute.

10.3.2.2.2.1 Circuit Topology

The power supply hook up scheme for the ground centered configuration is shown in HVDD_18 terminal supplies the positive side of the headphone amplifier. CPVDD 18 terminal supplies the charge pump which in turn supplies the negative side of the headphone amplifier. Two capacitors are required for the charge pump circuit to work. These capacitors should be X7R rated.

图 **22. Ground-Centered Headphone Connections**

10.3.2.2.2.2 Charge Pump Setup and Operation

The built in charge pump draws charge from the CPVDD 18 supply, and by switching the external capacitor between CPFCP and CPFCM, generates the negative voltage on VNEG terminal. The charge-pump circuit uses the principles of switched-capacitor charge conservation to generate the VNEG supply in a very efficient fashion.

To turn on the charge pump circuit when headphone drivers are powered, program B0_P1_R35_D[1:0] to 00. When the charge pump circuit is disabled, VNEG acts as a ground terminal, allowing unipolar configuration of the headphone amps. By default, the charge pump is disabled. The switching rate of the charge pump can be controlled by B0_P1_R33. Because the charge pump can demand significant inrush currents from the supply, it is important to have a capacitor connected in close proximity to the CPVDD_18 and CPVSS terminals of the device. At 500-kHz clock rate this requires approximately a 10-μF capacitor. The ESR and ESL of the capacitor must be low to allow fast switching currents.

The ground-centered mode of operation is enabled by configuring B0_P1_R31_D7 to 1. Note that the HPL and HPR gain settings are ganged in Ground-Cetered Mode of operation (B0_P1_R32_D7 = 1). The HPL and HPR gain settings cannot be ganged if using the Stereo Unipolar Configuration.

10.3.2.2.2.3 Output Power Optimization

The device can be optimized for a specific output-power range. The charge pump and the headphone driver circuitry can be reduced in power so less overall power is consumed. The headphone driver power can be programmed in B0_P1_R9. The control of charge pump switching current is programmed in B0_P1_R34_D[4:2].

10.3.2.2.2.4 Offset Correction and Start-Up

The TLV320AIC3212 offers an offset-correction scheme that is based on calibration during power up. This scheme minimizes the differences in DC voltage between HPVSS_SENSE and HPL/HPR outputs.

The offset calibration happens after the headphones are powered up in ground-centered configuration. All other headphone configurations like signal routings, gain settings, and mute removal must be configured before headphone power-up. Any change in these settings while the headphones are powered up may result in additional offsets and are best avoided.

版权 © 2012–2015, Texas Instruments Incorporated

The offset-calibration block has a few programmable parameters that the user must control. The user can either choose to calibrate the offset only for the selected input routing or all input configurations. The calibration data is stored in internal memory until the next hardware reset or until AVDDx power is removed.

Programming B0 P1 R34 D[1:0] as 10 causes the offset to be calibrated for the selected input mode. Programming B0_P1_R34_D[1:0] as "11" causes the offset to be calibrated for all possible configurations. All related blocks must be powered while doing offset correction.

Programming B0_P1_R34_D[1:0] as 00 (default) disables the offset correction block. While the offset is being calibrated, no signal should be applied to the headphone amplifier, that is the DAC should be kept muted and analog bypass routing should be kept at the highest attenuation.

10.3.2.2.2.5 Ground-Centered Headphone Setup

There are four practical device setups for ground-centered operation, shown in $\frac{1}{\mathcal{R}}$ 3:

表 **3. Ground-Centered Headphone Setup Performance Options**

10.3.2.2.2.5.1 High Audio Output Power, High Performance Setup

This setup describes the register programming necessary to configure the device for a combination of high audio output power and high performance. To achieve this combination the parameters must be programmed to the values in $\frac{1}{36}$ 4. For the full setup script, see .

表 **4. Setup A - High Audio Output Power, High Performance**

10.3.2.2.2.5.2 High Audio Output Power, Low Power Consumption Setup

This setup describes the register programming necessary to configure the device for a combination of high audio output power and low power consumption. To achieve this combination the parameters must be programmed to the values in $\frac{1}{36}$ 5. For the full setup script, see.

10.3.2.2.2.5.3 Medium Audio Output Power, High Performance Setup

This setup describes the register programming necessary to configure the device for a combination of medium audio output power and high performance. To achieve this combination the parameters must be programmed to the values in $\frac{1}{36}$ 6. For the full setup script, see .

表 **6. Setup C - Medium Audio Output Power, High Performance**

10.3.2.2.2.5.4 Lowest Power Consumption, Medium Audio Output Power Setup

This setup describes the register programming necessary to configure the device for a combination of medium audio output power and lowest power consumption. To achieve this combination the parameters must be programmed to the values in $\frac{1}{32}$ 7. For the full setup script, see.

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

10.3.2.2.3 Stereo Unipolar Configuration

10.3.2.2.3.1 Circuit Topology

The power supply hook up scheme for the unipolar configuration is shown in \mathbb{R} [23](#page-41-0). HVDD_18 terminal supplies the positive side of the headphone amplifier. The negative side is connected to ground potential (VNEG). It is recommended to connect the CPVDD_18 terminal to DVdd, although the charge pump *must not* be enabled while the device is connected in unipolar configuration.

图 **23. Unipolar Stereo Headphone Circuit**

The left and right DAC channels are routed to the corresponding left and right headphone amplifier. This configuration is also used to drive line-level loads. To enable cap-coupled mode, B0_P1_R31_D7 should be set to 0. Note that the recommended range for the HVDD_18 supply in cap-coupled mode (1.65 V - 3.6 V) is different than the recommended range for the default ground-centered configuration (1.5 V - 1.95 V). In capcoupled mode only, the Headphone output common mode can be controlled by changing B0_P1_R8_D[4:3].

10.3.2.2.3.2 Unipolar Turn-On Transient (Pop) Reduction

The TLV320AIC3212 headphone drivers also support pop-free operation in unipolar, ac-coupled configuration. Because the HPL and HPR are high-power drivers, pop can result due to sudden transient changes in the output drivers if care is not taken. The most critical care is required while using the drivers as stereo single-ended capacitively-coupled drivers as shown in \mathbb{R} [23.](#page-41-0) The output drivers achieve pop-free power-up by using slow power-up modes. Conceptually, the circuit during power-up can be visualized as

图 **24. Conceptual Circuit for Pop-Free Power-up**

The value of R_{non} can be chosen by setting register B0_P1_R11_D[1:0].

表 **8. Rpop Values (External C^c = 47uF)**

To minimize audible artifacts, two parameters can be adjusted to match application requirements. The voltage V_{load} across R_{load} at the beginning of slow charging should not be more than a few mV. At that time the voltage across R_{load} can be determined as:

$$
V_{load} = \frac{R_{load}}{R_{load} + R_{pop}} \times V_{cm}
$$

(1)

For a typical R_{load} of 32 Ω, R_{pop} of 6 kΩ or 25 kΩ will deliver good results (see $\frac{1}{\mathcal{R}}$ 8 for register settings).

According to the conceptual circuit in \mathbb{R} [24](#page-41-1), the voltage on PAD will exponentially settle to the output commonmode voltage based on the value of R_{pop} and C_c . Thus, the output drivers must be in slow power-up mode for time T, such that at the end of the slow power-on period, the voltage on V_{pad} is very close to the common-mode voltage. The TLV320AIC3212 allows the time T to be adjusted to allow for a wide range of R_{load} and C_c by programming B0_P1_R11_D[5:2]. For the time adjustments, the value of $\textsf{C}_\textup{c}$ is assumed to be 47µF. N=5 is expected to yield good results.

B0_P1_R11_D[5:2]	Slow Charging Time = $N * RC$ Time_Constant (for R_{pop} and $C_c =$ $47\mu F$)
0000	$N=0$
0001	$N = 0.5$
0010	$N=0.625$
0011	$N = 0.75$
0100	$N=0.875$
0101	$N = 1.0$
0110	$N = 2.0$
0111	$N = 3.0$
1000	$N = 4.0$
1001	N=5.0 (Typical Value)
1010	$N = 6.0$
1011	$N = 7.0$
1100	$N = 8.0$
1101	N=16 (Not valid for R_{pop} =25k Ω)
1110	N=24 (Not valid for R_{pop} =25k Ω)
1111	N=32 (Not valid for R_{pop} =25k Ω)

表 **9. N Values (External C^c = 47 µF)**

Again, for example, for R_{load}=32 Ω, C_c=47 µF and common mode of 0.9 V, the number of time constants required for pop-free operation is 5 or 6. A higher or lower C_c value will require higher or lower value for N.

During the slow-charging period, no signal is routed to the output driver. Therefore, choosing a larger than necessary value of N results in a delay from power-up to signal at output. At the same time, choosing N to be smaller than the optimal value results in poor pop performance at power-up.

The signals being routed to headphone drivers (for example, DAC and IN) often have DC offsets due to lessthan-ideal processing. As a result, when these signals are routed to output drivers, the offset voltage causes a pop. To improve the pop-performance in such situations, a feature is provided to soft-step the DC-offset. At the beginning of the signal routing, a high-value attenuation can be applied which can be progressively reduced in steps until the desired gain in the channel is reached. The time interval between each of these gain changes can be controlled by programming B0_P1_R11_D[7:6]. This gain soft-stepping is applied only during the initial routing of the signal to the output driver and not during subsequent gain changes.

NSTRUMENTS

表 **10. Soft-Stepping Step Time**

It is recommended to use the following sequence for achieving optimal pop performance at power-up:

- 1. Choose the value of R_{pop} , N (time constants) and soft-stepping step time for slow power-up.
- 2. Choose the configuration for output drivers, including common modes and output stage power connections
- 3. Select the signals to be routed to headphones.
- 4. Power-up the blocks driving signals into HPL and HPR, but keep it muted
- 5. Unmute HPL and HPR and set the desired gain setting.
- 6. Power-on the HPL and HPR drivers.
- 7. Unmute the block driving signals to HPL and HPR after the Driver PGA flags are set to indicate completion of soft-stepping after power-up. These flags can be read from B0_P1_R63_D[7:6].

It is important to configure the Headphone Output driver depop control registers before powering up the headphone; these register contents should not be changed when the headphone drivers are powered up.

Before powering down the HPL and HPR drivers, it is recommended that user read back the flags in B0_P1_R63. For example. before powering down the HPL driver, ensure that bit B0_P1_R63_D7 = 1 and bit B0_P1_R64_D7 = 1 if LOL is routed to HPL and bit B0_P1_R65_D5 = 1 if the Left Mixer is routed to HPL. The output driver should be powered down only after a steady-state power-up condition has been achieved. This steady state power-up condition also must be satisfied for changing the HPL/R driver mute control (setting both B0_P1_R31_D[5:0] and B0_P1_R32_D[5:0] to "11 1001"), that is, muting and unmuting should be done after the gain and volume controls associated with routing to HPL/R finished soft-stepping.

In the differential configuration of HPL and HPR, when no coupling capacitor is used, the slow charging method for pop-free performance need not be used. In the differential load configuration for HPL and HPR, it is recommended to not use the output driver MUTE feature, because a pop may result.

During the power-down state, the headphone outputs are weakly pulled to ground using an approximately 50kΩ resistor to ground, to maintain the output voltage on HPL and HPR terminals.

10.3.2.2.4 Mono Differential DAC to Mono Differential Headphone Output

图 **25. Low Power Mono DAC to Differential Headphone**

This configuration, available in unipolar configuration of the HP amplifier supplies, supports the routing of the two differential outputs of the mono, left channel DAC to the headphone amplifiers in differential mode (B0_P1_R27_D5 = 1 and B0_P1_R27_D2 = 1).

10.3.2.3 Stereo Line Outputs

The stereo line level drivers on LOL and LOR terminals can drive a wide range of line level resistive impedances in the range of 600Ω to 10 kΩ. The output common mode of line level drivers can be configured to equal the analog input common-mode setting, either 0.75V or 0.9V. The line-level drivers can drive out a mixed combination of DAC signal and attenuated ADC PGA signal, and signal mixing is register-programmable.

10.3.2.3.1 Line Out Amplifier Configurations

Signal mixing can be configured by programming B0, P1, R22 and B0, P1, R23. To route the output of Left DAC and Right DAC for stereo single-ended output, as shown in \boxtimes [26,](#page-44-0) LDACM can be routed to LOL driver by setting B0_P1_R22_D7 = 1, and RDACM can be routed to LOR driver by setting B0_P1_R22_D6 = 1. Alternatively, stereo single-ended signals can also be routed through the mixer amplifiers by configuring B0_P1_R23_D[7:6]. For lowest-power operation, stereo single-ended signals can also be routed in direct terminal bypass with possible gains of 0dB, -6dB, or -12dB by configuring B0_P1_R23_D[4:3] and B0_P1_R23_D[1:0]. While each of these two bypass cases could be used in a stereo single-ended configuration, a mono differential input signal could also be used.

The output of the stereo line out drivers can also be routed to the stereo headphone drivers, with 0 dB to –72 dB gain controls in steps of 0.5 dB on each headphone channel. This enables the DAC output or bypass signals to be simultaneously played back to the stereo headphone drivers as well as stereo line-level drivers. This routing and volume control is achieved in B0_P1_R28 and B0_P1_R29.

图 **26. Stereo Single-Ended Line-out**

Additionally, the two line-level drivers can be configured to act as a mono differential line level driver by routing the output of LOL to LOR (B0 P1 R22 D2 = 1). This differential signal takes either LDACM, MAL, or IN1L-B as a single-ended mono signal and creates a differential mono output signal on LOL and LOR.

For digital outputs from the DAC, the two line-level drivers can be fed the differential output signal from the Right DAC by configuring B0 $P1$ R22 D5 = 1.

图 **28. Mono DAC Output to Differential Line-out**

10.3.2.4 Differential Receiver Output

The differential receiver amplifier output spans the RECP and RECM terminals and can drive a 32-Ω receiver driver. With output common-mode setting of 1.65 V and RECVDD 33 supply at 3.3 V, the receiver driver can drive up to a 1-Vrms output signal. With the RECVDD_33 supply at 3.3 V, the receiver driver can deliver greater than 128 mW into a 32-Ω BTL load. If desired, the RECVDD_33 supply can be set to 1.8 V, at which the driver can deliver about 40mW into the 32Ω BTL load.

10.3.2.5 Stereo Class-D Speaker Outputs

The integrated Class-D stereo speaker drivers (SPKLP/SPKLN and SPKRP/SPKRN) are capable of driving two 8Ω differential loads. The speaker drivers can be powered directly from the power supply (2.7V to 5.5V) on the SLVDD and SRVDD terminals, however the voltage (including spike voltage) must be limited below the Absolute Maximum Voltage of 6.0 V.

The speaker drivers are capable of supplying 750 mW per channel at 10% THD+N with a 3.6-V power supply and 1.46 W per channel at 10% THD+N with a 5.0-V power supply. Separate left and right channels can be sent to each Class-D driver through the Lineout signal path, or from the mixer amplifiers in the ADC bypass. If only one speaker is being utilized for playback, the analog mixer before the Left Speaker amplifier can sum the left and right audio signals for monophonic playback.

10.3.3 ADC / Digital Microphone Interface

The TLV320AIC3212 includes a stereo audio ADC, which uses a delta-sigma modulator with a programmable oversampling ratio, followed by a digital decimation filter. The ADC supports sampling rates from 8kHz to 192kHz. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required.

The ADC path of the TLV320AIC3212 features a large set of options for signal conditioning as well as signal routing:

- 2 ADCs
- 8 analog inputs which can be mixed and/or multiplexed in single-ended and/or differential configuration
- 2 programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- 2 mixer amplifiers for analog bypass
- 2 low power analog bypass channels
- Fine gain adjust of digital channels with 0.1 dB step size
- Digital volume control with a range of -12 to +20dB
- Mute function
- Automatic gain control (AGC)

In addition to the standard set of ADC features the TLV320AIC3212 also offers the following special functions:

- Built in microphone biases
- Stereo digital microphone interface
	- Allows 2 total microphones

- Up to 2 digital microphones
- Up to 2 analog microphones
- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump
- Adaptive coefficient update mode

10.3.3.1 ADC Processing Blocks — Overview

The TLV320AIC3212 ADC channel includes a built-in digital decimation filter to process the oversampled data from the to generate digital data at Nyquist sampling rate with high dynamic range. The decimation filter can be chosen from three different types, depending on the required frequency response, group delay and sampling rate.

10.3.3.1.1 ADC Processing Blocks

The TLV320AIC3212 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy to balance power conservation and signal-processing flexibility. Decreasing the use of signal-processing capabilities reduces the power consumed by the device. [Table](#page-47-0) 11 gives an overview of the available processing blocks of the ADC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- Variable-tap FIR filter
- AGC

The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low-group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first order IIR, BiQuad and FIR filters have fully user programmable coefficients.

(1) Default

For more detailed information see the *Application Reference Guide*, [SLAU360](http://www.ti.com/cn/lit/pdf/slau360).

10.3.4 DAC

The TLV320AIC3212 includes a stereo audio DAC supporting data rates from 8kHz to 192kHz. Each channel of the stereo audio DAC consists of a signal-processing engine with fixed processing blocks, a digital interpolation filter, multi-bit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20kHz. To handle multiple input rates and optimize power dissipation and performance, the TLV320AIC3212 allows the system designer to program the oversampling rates over a wide range from 1 to 1024. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

PRB_R18 | Left | C | Yes | 0 | 25-Tap | 32,16,8,4,2,1 | 2

The TLV320AIC3212 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the sigma-delta modulator. The interpolation filter can be chosen from three different types depending on required frequency response, group delay and sampling rate.

The DAC path of the TLV320AIC3212 features many options for signal conditioning and signal routing:

- 2 headphone amplifiers
	- Usable in single-ended stereo or differential mono mode
	- Analog volume setting with a range of -6 to +14 dB
- 2 line-out amplifiers
	- Usable in single-ended stereo or differential mono mode
- 2 Class-D speaker amplifiers
	- Usable in stereo differential mode
	- Analog volume control with a settings of +6, +12, +18, +24, and +30 dB
- 1 Receiver amplifier
	- Usable in mono differential mode
	- Analog volume setting with a range of -6 to +29 dB
- Digital volume control with a range of -63.5 to +24dB
- Mute function
- Dynamic range compression (DRC)

In addition to the standard set of DAC features the TLV320AIC3212 also offers the following special features:

- Built in sine wave generation (beep generator)
- Digital auto mute
- Adaptive coefficient update mode

10.3.4.1 DAC Processing Blocks — Overview

10.3.4.1.1 DAC Processing Blocks

The TLV320AIC3212 implements signal processing capabilities and interpolation filtering via processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy balancing power conservation and signal processing flexibility. Less signal processing capability will result in less power consumed by the device. [Table](#page-48-0) 12 gives an overview over all available processing blocks of the DAC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- $3D -$ Effect
- **Beep Generator**

The processing blocks are tuned for common cases and can achieve high image rejection or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients.

Table 12. Overview – DAC Predefined Processing Blocks

(1) Default

Table 12. Overview – DAC Predefined Processing Blocks (continued)

For more detailed information see the *Application Reference Guide*, [SLAU360](http://www.ti.com/cn/lit/pdf/slau360).

10.3.5 Device Power Consumption

Device power consumption largely depends on PowerTune configuration. For information on device power consumption, see the *TLV320AIC3212 Application Reference Guide*, [SLAU360.](http://www.ti.com/cn/lit/pdf/SLAU360)

10.3.6 Powertune

The TLV320AIC3212 features PowerTune, a mechanism to balance power-versus-performance trade-offs at the time of device configuration. The device can be tuned to minimize power dissipation, to maximize performance, or to an operating point between the two extremes to best fit the application.

For more detailed information see the *Application Reference Guide*, [SLAU360](http://www.ti.com/cn/lit/pdf/slau360).

10.3.7 Clock Generation and PLL

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output terminal and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AIC3212.

The ADC_CLKIN and DAC_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the 可选处理块 sections.

For more detailed information see the *Application Reference Guide*, [SLAU360](http://www.ti.com/cn/lit/pdf/slau360).

10.3.8 Interfaces

10.3.8.1 Control Interfaces

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output terminal and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AIC3212.

The ADC_CLKIN and DAC_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the 可选处理块 sections.

10.3.8.1.1 I ²C Control

The TLV320AIC3212 supports the I²C control protocol, and will respond by default (GPI3 and GPI4 grounded) to the 7-bit I²C address of 0011000. With the two I²C address terminals, GPI3 and GPI4, the device can be configured to respond to one of four 7-bit I²C addresses, 0011000, 0011001, 0011010, or 0011011. The full 8-bit I ²C address can be calculated as:

8-Bit I ²C Address = "00110" + GPI4 + GPI3 + R/W

Example: to write to the TLV320AIC3212 with GPI4 = 1 and GPI3 = 0 the 8-Bit I^2C Address is "00110" + GPI4 + $GPI3 + R/W = "00110100" = 0x34$

¹²C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the ²C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

10.3.8.1.2 SPI Control

In the SPI control mode, the TLV320AIC3212 uses the terminals SCL as \overline{SS} , GPI1 as SCLK, GPO1 as MISO, SDA as MOSI; a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0) and clock phase setting of 1 (typical microprocessor SPI control bit CPHA = 1). The SPI port allows fullduplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TLV320AIC3212) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI terminal under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI terminal, a byte shifts out on the MISO terminal to the master shift register.

The TLV320AIC3212 interface is designed so that with a clock-phase bit setting of 1 (typical microprocessor SPI control bit CPHA = 1), the master begins driving its MOSI terminal and the slave begins driving its MISO terminal on the first serial clock edge. The SSZ terminal can remain low between transmissions; however, the TLV320AIC3212 only interprets the first 8 bits transmitted after the falling edge of SSZ as a command byte, and the next 8 bits as a data byte only if writing to a register. Reserved register bits should be written to their default values. The TLV320AIC3212 is entirely controlled by registers. Reading and writing these registers is accomplished by an 8-bit command sent to the MOSI terminal of the part prior to the data for that register. The command is structured as shown in \mathbb{R} [29.](#page-51-0) The first 7 bits specify the address of the register which is being written or read, from 0 to 127 (decimal). The command word ends with an R/W bit, which specifies the direction of data flow on the serial bus. In the case of a register write, the R/W bit should be set to 0. A second byte of data is sent to the MOSI terminal and contains the data to be written to the register. Reading of registers is accomplished in a similar fashion. The 8-bit command word sends the 7-bit register address, followed by the R/W bit = 1 to signify a register read is occurring. The 8-bit register data is then clocked out of the part on the MISO terminal during the second 8 SCLK clocks in the frame.

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212)

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

NSTRUMENTS

EXAS

图 **29. Command Word**

图 **31. SPI Timing Diagram for Register Read**

For more detailed information see the *Application Reference Guide*, [SLAU360](http://www.ti.com/cn/lit/pdf/slau360).

10.3.8.2 Digital Audio Interfaces

The TLV320AIC3212 features three digital audio data serial interfaces, or audio buses. Any of these digital audio interfaces can be selected for playback and recording through the stereo DACs and stereo ADCs respectively. This enables this audio codec to handle digital audio from different devices on a mobile platform. A common example of this would be individual connections to an application processor, a communication baseband processor, or a Bluetooth chipset. By utilizing the TLV320AIC3212 as the center of the audio processing in a portable audio system, hardware design of the audio system is greatly simplified. In addition to these three individual digital audio interfaces, a fourth set of digital audio pins can be muxed into Audio Serial Interface 1. In other words, four separate 4-wire digital audio buses can be connected to the TLV320AIC3212. However, it should be noted that only one of the three audio serial interfaces can be routed to/from the DACs/ADCs at a time.

Figure 32. Typical Multiple Connections to Three Audio Serial Interfaces

Each audio bus on the TLV320AIC3212 is very flexible, including left or right-justified data options, support for I ²S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master or slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

Each of the three audio buses of the TLV320AIC3212 can be configured for left or right-justified, I²S, DSP, or TDM modes of operation, where communication with PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits. In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies. When configuring an audio interface for six-wire mode, the ADC and DAC paths can operate based on separate word clocks.

The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in Master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider. The number of bit-clock pulses in a frame may need adjustment to accommodate various word-lengths as well as to support the case when multiple TLV320AIC3212s may share the same audio bus. When configuring an audio interface for six-wire mode, the ADC and DAC paths can operate based on separate bit clocks.

The TLV320AIC3212 also includes a feature to offset the position of start of data transfer with respect to the word-clock. This offset can be controlled in terms of number of bit-clocks.

The TLV320AIC3212 also has the feature of inverting the polarity of the bit-clock used for transferring the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen.

The TLV320AIC3212 further includes programmability to 3-state the DOUT line during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the terminals associated with the interface are put into a 3-state output condition.

By default, when the word-clocks and bit-clocks are generated by the TLV320AIC3212, these clocks are active only when the codec (ADC, DAC or both) are powered up within the device. This is done to save power. However, it also supports a feature when both the word clocks and bit-clocks can be active even when the codec is powered down. This is useful when using the TDM mode with multiple codecs on the same bus, or when wordclock or bit-clocks are used in the system as general-purpose clocks.

For more detailed information see the *TLV320AIC3212 Application Reference Guide*, [SLAU360](http://www.ti.com/cn/lit/pdf/slau360).

10.3.9 Device Special Functions

The following special functions are available to support advanced system requirements:

- SAR ADC
- Headset detection
- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the *Application Reference Guide*, [SLAU360](http://www.ti.com/cn/lit/pdf/slau360).

10.4 Device Functional Modes

10.4.1 Recording Mode

The recording mode is activated once the ADC side is enabled. The record path operates from 8 kHz mono to 192 kHz stereo recording, and contains programmable input channel configurations supporting single-ended and differential setups, as well as floating or mixing input signals. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required. Digital signal processing blocks can remove audible noise that may be introduced by mechanical coupling. The record path can also be configured as a stereo digital microphone PDM interface typically used at 64 Fs or 128 Fs. The TLV320AIC3212 includes Automatic Gain Control (AGC) for ADC recording.

10.4.2 Playback Mode

Once the DAC side is enabled, the playback mode is activated. The playback path offers signal processing blocks for filtering and effects; headphone, line, receiver, and Class-D speaker outputs; flexible mixing of DAC; and analog input signals as well as programmable volume controls. The playback path contains two high-power headphone output drivers which eliminate the need for ac coupling capacitors. These headphone output drivers can be configured in multiple ways, including stereo and mono BTL. In addition, playback audio can be routed to integrated stereo Class-D speaker drivers or a differential receiver amplifier.

10.4.3 Analog Low Power Bypass Modes

The TLV320AIC3212 is a versatile device designed for ultra low-power applications. In some cases, only a few features of the device are required. For these applications, the unused stages of the device must be powered down to save power and an alternate route should be used. This is called analog low power bypass path. The bypass path modes let the device to save power by turning off unused stages, like ADC, DAC and PGA.

The TLV320AIC3212 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed form an analog input pin to an amplifier driving an analog output pin. Neither the ADC nor the DAC resources are required for such operation; this supports low-power operation during analog-bypass mode. In analog low-power bypass mode, line level signals can be routed directly form the analog inputs IN1L to the left lineout amplifier (LOL) and IN1R to LOR. Additionally, line-level signals can be routed directly from these analog inputs to the differential receiver amplifier, which outputs on RECP and RECM.

In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1L to the positive input on differential receiver amplifier (RECP) and IN1R to RECM, with gain control of –78 dB to 0 dB. This is configured on B0_P1_R38_D[6:0] for the channel and B0_P1_R38_D[6:0] for the left channel and B0_P1_R39_D[6:0] for the right channel.

To use the mixer amplifiers, power them on through B0_P1_R17_D[3:2].

10.5 Register Maps

表 **13. Summary of Register Map**

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

EXAS STRUMENTS

Register Maps (接下页**)**

表 **13. Summary of Register Map (**接下页**)**

Register Maps (接下页**)**

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

Texas
Instruments

Register Maps (接下页**)**

Register Maps (接下页**)**

表 **13. Summary of Register Map (**接下页**)**

版权 © 2012–2015, Texas Instruments Incorporated

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

Texas
Instruments

Register Maps (接下页**)**

Register Maps (接下页**)**

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

TEXAS NSTRUMENTS

Register Maps (接下页**)**

表 **13. Summary of Register Map (**接下页**)**

11 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device in several popular use cases.

Each of these configurations can be realized using the Evaluation Modules (EVMs) for the device. These flexible modules allow full evaluation of the device in all available modes of operation. Additionally, some of the application circuits are available as reference designs and can be found on the TI website. Also see the [TLV320AIC3212](http://www.ti.com/product/TLV320AIC3212) product page for information on ordering the EVM. Not all configurations are available as reference designs; however, any design variation can be supported by TI through schematic and layout reviews. Visit support.ti.com for additional design assistance. Also, join the audio converters discussion forum at <http://e2e.ti.com>.

ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

11.2 Typical Application

图 [33](#page-63-0) shows a typical circuit configuration for a system utilizing TLV320AIC3212. Note that while this circuit configuration shows all three Audio Serial Interfaces connected to a single Host Processor, it is also quite common for these Audio Serial Interfaces to connect to separate devices (for example, Host Processor on Audio Serial Interface number 1, and modems and/or Bluetooth devices on the other audio serial interfaces).

图 **33. Typical Circuit Configuration**

Typical Application (接下页**)**

11.2.1 Design Requirements

This section gives the power-consumption values for various PowerTune modes. All measurements were taken with the PLL turned off and the ADC configured for single-ended input.

表 **14. ADC, Stereo, 48 kHz, Highest Performance, DVDD = IOVDD = 1.8 V, AVDDx_18 = 1.8 V (1)**

(1) AOSR = 128, Processing Block = PRB_R1 (Decimation Filter A)

表 **15. Alternative Processing Blocks**

表 **16. ADC, Stereo, 48 kHz, Lowest Power Consumption(1)**

(1) AOSR = 64, Processing Block = PRB_R7 (Decimation Filter B), DVdd = 1.26 V

表 **17. Alternative Processing Blocks**

表 **18. DAC, Stereo, 48 kHz, Highest Performance, DVDD = IOVDD = 1.8 V, AVDDx_18 = 1.8 V (1)**

(1) DOSR = 128, Processing Block = PRB_P8 (Interpolation Filter B)

NSTRUMENTS

EXAS

表 **19. Alternative Processing Blocks**

表 **20. DAC, Stereo, 48 kHz, Lowest Power Consumption(1)**

(1) $DOSR = 64$, Interpolation Filter D, $DVdd = 1.26 V$

表 **21. Alternative Processing Blocks**

(1) Estimated power change is w.r.t. PRB_P26.

For more possible configurations and measurements, please consult the *TLV320AIC3212 Application Reference Guide*.

11.2.2 Detailed Design Procedure

For more detailed information see the TLV320AIC3212 *Application Reference Guide*, [SLAU360](http://www.ti.com/cn/lit/pdf/slau360).

11.2.2.1 Charge Pump Flying and Holding Capacitor

The TLV320AIC3212 features a built in charge-pump to generate a negative supply rail, VNEG from CPVDD_18. The negative voltage is used by the headphone amplifier to enable driving the output signal biased around ground potential. For proper operation of the charge pump and headphone amplifier, it is recommended that the flying capacitor connected between CPFCP and CPFCM terminals and the holding capacitor connected between VNEG and ground be of X7R type. It is recommended to use 2.2μF as capacitor value. Failure to use X7R type capacitor can result in degraded performance of charge pump and headphone amplifier.

11.2.2.2 Reference Filtering Capacitor

The TLV320AIC3212 has a built-in bandgap used to generate reference voltages and currents for the device. To achieve high SNR, the reference voltage on VREF_AUDIO should be filtered using a 10μF capacitor from VREF_AUDIO terminal to ground.

11.2.2.3 MICBIAS

TLV320AIC3212 has a built-in bias voltage output for biasing of microphones. No intentional capacitors should be connected directly to the MICBIAS output for filtering.

11.2.3 Application Curves

12 Power Supply Recommendations

The TLV320AIC3212 integrates a large amount of digital and analog functionality, and each of these blocks can be powered separately to enable the system to select appropriate power supplies for desired performance and power consumption. The device has separate power domains for digital IO, digital core, analog core, analog input, receiver driver, charge-pump input, headphone driver, and speaker drivers. If desired, all of the supplies (except for the supplies for speaker drivers, which can directly connect to the battery) can be connected together and be supplied from one source in the range of 1.65 V to 1.95 V. Individually, the IOVDD voltage can be supplied in the range of 1.1 V to 3.6 V. For improved power efficiency, the digital core power supply can range from 1.26 V to 1.95 V. The analog core voltages (AVDD1_18, AVDD2_18, AVDD4_18, and AVDD_18) can range from 1.5 V to 1.95 V. The microphone bias (AVDD3_33) and receiver driver supply (RECVDD_33) voltages can range from 1.65 V to 3.6 V. The charge-pump input voltage (CPVDD_18) can range from 1.26 V to 1.95 V, and the headphone driver supply (HVDD_18) voltage can range from 1.5 V to 1.95 V. The speaker driver voltages (SLVDD, SRVDD, and SPK_V) can range from 2.7 V to 5.5 V.

For more detailed information see the *Application Reference Guide*, [SLAU360](http://www.ti.com/cn/lit/pdf/slau360).

13 Layout

13.1 Layout Guidelines

Each system design and PCB layout is unique. The layout should be carefully reviewed in the context of a specific PCB design. However, the following guidelines can optimize TLV320AIC3212 performance:

- The decoupling capacitors for the power supplies should be placed close to the device terminals. \mathbb{B} [33](#page-63-0) shows the recommended decoupling capacitors for the TLV320AIC3212.
- Place the flying capacitor between CPFCP and CPFCM near the device terminals, with minimal VIAS in the trace between the device terminals and the capacitor. Similarly, keep the decoupling capacitor on VNEG near the device terminal with minimal VIAS in the trace between the device terminal, capacitor, and PCB ground.
- TLV320AIC3212 internal voltage references must be filtered using external capacitors. Place the filter capacitors on VREF_SAR and VREF_AUDIO near the device terminals for optimal performance.
- For analog differential audio signals, the signals should be routed differentially on the PCB for better noise immunity. Avoid crossing of digital and analog signals to avoid undesirable crosstalk.
- Analog, speaker and digital grounds should be separated to prevent possible digital noise from affecting the analog performance of the board.

13.2 Layout Examples

图 [36,](#page-68-0) 图 [37,](#page-69-0) and 图 [38](#page-70-0) show some recommendations that must be followed to ensure the best performance of the device. See the *TLV320AIC3212EVM* [\(SLAU435\)](http://www.ti.com/cn/lit/pdf/SLAU435) for details.

图 **36. Ground Layer**

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015 **www.ti.com.cn**

Texas **NSTRUMENTS**

Layout Examples (接下页**)**

图 **37. I/O Layer**

[TLV320AIC3212](http://www.ti.com.cn/product/cn/tlv320aic3212?qgpn=tlv320aic3212) www.ti.com.cn ZHCS851A –MARCH 2012–REVISED SEPTEMBER 2015

Layout Examples (接下页**)**

图 **38. Power Layer**

Texas **INSTRUMENTS**

14 器件和文档支持

14.1 文档支持

14.1.1 相关文档

相关文档如下:

- 《应用参考指南》, [SLAU360](http://www.ti.com/cn/lit/pdf/SLAU360)
- 《TLV320AIC3212EVM-U 评估模块》, [SLAU435](http://www.ti.com/cn/lit/pdf/SLAU435)

14.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ Online [Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design [Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

14.3 商标

Δ

DirectPath, PowerTune, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

14.4 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损 你人伤。

14.5 Glossary

[SLYZ022](http://www.ti.com/cn/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

15 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

*All dimensions are nominal

MECHANICAL DATA

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司