

# 具有嵌入式微型数字信号处理器 (miniDSP) 的超低功耗立体声音频编解码器

查询样品: [TLV320AIC3254-Q1](#)

## 特性

- 符合汽车应用要求
- 具有符合 **AEC-Q100** 的下列结果：
  - 器件温度 3 级：-40°C 至 85°C 的环境运行温度范围
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H2
  - 器件充电器件模型 (CDM) ESD 分类等级 C4B
- 具有 **100dB** 信噪比 (SNR) 的立体声音频数模转换器 (DAC)
- **4.1mW** 立体声 **48ksps** DAC 回放
- 具有 **93dB** 信噪比 (SNR) 的立体声音频模数转换器 (ADC)
- **6.1mW** 立体声 **48ksps** ADC 录音
- **PowerTune™**
- 大范围的信号处理选项
- 嵌入式 **miniDSP**
- **6** 个单端或 **3** 个全差分模拟输入
- 立体声模拟和数字麦克风输入
- **Stereo Headphone Outputs**
- 立体声线路输出
- 超低噪声可编程增益放大器 (PGA)
- 低功耗模拟旁路模式

- 可编程麦克风偏压
- 可编程锁相环 (PLL)
- 集成型低压降稳压器 (LDO)
- **5mm x 5mm** 32-pin QFN 封装

## 应用范围

- 汽车
- 便携式导航设备 (PND)
- 便携式媒体播放器 (PMP)
- 移动手持机
- 通信
- 便携式计算机
- 回声消除 (AEC)
- 有源噪声消除 (ANC)
- 先进的 DSP 算法

## 描述

TLV320AIC3254-Q1 (也被称为 AIC3254-Q1) 是一款灵活、低功耗、低压立体声音频编解码器, 此编解码器带有可编程输入和输出, PowerTune 功能, fully-programmable miniDSP, 固定的预定义且可参数化的信号处理块, 集成型 PLL, 集成 LDO 和灵活的数字接口。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerTune is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Figure 1. 简化方框图



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 说明（继续）

TLV320AIC3254-Q1 特有两个完全可编程的 **miniDSP** 内核，用于支持器件的录音和/或回放通路中的应用专用算法。**miniDSP** 内核完全由软件来控制。目标算法，就像有源噪声消除、回声消除或先进 **DSP** 滤波一样，在加电后，被载入到器件中。

大范围基于寄存器的功率、输入/输出 (I/O) 通道配置、增益、音效、引脚复用和时钟使得此器件能够精准地针对其目标应用。与先进的 **PowerTune** 技术组合在一起，此器件能够覆盖从 **8kHz** 单声道声音回放至音频立体声 **192kHz DAC** 回放的运行，从而使它成为便携式电池供电类音频和电话通讯应用的理想选择。

TLV320AIC3254-Q1 的录音通路覆盖了从 **8kHz** 单声道至 **192kHz** 立体声录音的操作范围，并包含可编程输入通道配置，其中涵盖了单端和差分设置，以及浮动或混合输入信号。它还包括一个数字控制立体声麦克风预放大器和集成麦克风偏置。数字信号处理块能够删除可由诸如数码相机内的光对焦等机械耦合所引入的可闻噪声。

重放路径提供了用于滤波和音效的信号处理模块，并支持 **DAC** 和模拟输入信号的灵活混合以及可编程音量控制。重放路径包含两个高功率输出驱动器以及两个全差分输出。高功率输出可采用多种方式进行配置，其中包括立体声和单声道桥接式负载 (**BTL**)。

集成的 **PowerTune** 技术使得此器件能够被调节到最佳的功耗-性能平衡点。移动应用经常有多个使用情况，在被用于移动环境的同时又需要极低功耗运行。当被用在插座环境中时，功耗通常不是最关心的问题，而尽可能的减少噪声显得更加重要。借助于 **PowerTune**，TLV320AIC3254-Q1 处理两种情况。

对于 TLV320AIC3254-Q1 的模拟部分的电源电压范围为 **1.5V-1.95V**，对于数字部分的电源电压范围为 **1.26V-1.95V**。为了简化系统级设计，该器件集成了 **LDO**，以便从 **1.8V** 至 **3.6V** 的输入电压来生成合适的模拟或数字电源。所支持的数字 **IO** 电压范围为 **1.1V-3.6V**。

TLV320AIC3254-Q1 所需的内部时钟可从多个信号源获得，其中包括 **MCLK** 引脚，**BCLK** 引脚，**GPIO** 引脚或内部 **PLL** 的输出，而 **PLL** 的输入同样可以从 **MCLK** 引脚，**BCLK** 或 **GPIO** 引脚获得。虽然 **PLL** 的使用确保了合适时钟信号的可获得性，但是不建议将其使用在最低功率设置中。**PLL** 具有高度的可编程性，并能够接受频率范围为 **512kHz** 至 **50MHz** 的可用输入时钟。

该器件采用 **5mm x 5mm**，**32-pin QFN** 封装。

## Package and Signal Descriptions

### Packaging and Ordering Information

For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).

Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

### Pin Assignments

This document describes signals that take on different names depending on how they are configured. In such cases, the different names are placed together and separated by slash (/) characters. For example, "SCL/SS". Active low signals are represented by overbars.




Figure 2. QFN (RHB) Package, Bottom View

**Table 1. Terminal Functions**

TERMINAL	NAME	TYPE	DESCRIPTION
1	MCLK	I	Master Clock Input
2	BCLK	IO	Audio serial data bus (primary) bit clock
3	WCLK	IO	Audio serial data bus (primary) word clock
4	DIN  MFP1	I	Primary function: Audio serial data bus data input  Secondary function: Digital Microphone Input General Purpose Clock Input General Purpose Input
5	DOUT  MFP2	O	Primary function: Audio serial data bus data output  Secondary function: General Purpose Output Clock Output INT1 Output INT2 Output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output
6	IOV <sub>DD</sub>	Power	IO voltage supply 1.1V – 3.6V
7	IOV <sub>SS</sub>	Ground	IO ground supply
8	SCLK / MFP3	I	Primary function: (SPI_Select = 1) SPI serial clock  Secondary function: (SPI_Select = 0) Headphone-detect input Digital microphone input Audio serial data bus (secondary) bit clock input Audio serial data bus (secondary) DAC or common word clock input Audio serial data bus (secondary) ADC word clock input Audio serial data bus (secondary) data input General Purpose Input
9	SCL/ $\overline{SS}$	I	I <sup>2</sup> C interface serial clock (SPI_Select = 0) SPI interface mode chip-select signal (SPI_Select = 1)
10	SDA/MOSI	I	I <sup>2</sup> C interface mode serial data input (SPI_Select = 0) SPI interface mode serial data input (SPI_Select = 1)
11	MISO / MFP4	O	Primary function: (SPI_Select = 1) Serial data output  Secondary function: (SPI_Select = 0) General purpose output CLKOUT output INT1 output INT2 output Audio serial data bus (primary) ADC word clock output Digital microphone clock output Audio serial data bus (secondary) data output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output
12	SPI_SELECT	I	Control mode select pin ( 1 = SPI, 0 = I <sup>2</sup> C )

**Table 1. Terminal Functions (continued)**

TERMINAL	NAME	TYPE	DESCRIPTION
13	IN1_L	I	Multifunction Analog Input, or Single-ended configuration: MIC 1 or Line 1 left or Differential configuration: MIC or Line right, negative
14	IN1_R	I	Multifunction Analog Input, or Single-ended configuration: MIC 1 or Line 1 right or Differential configuration: MIC or Line right, positive
15	IN2_L	I	Multifunction Analog Input, or Single-ended configuration: MIC 2 or Line 2 right or Differential configuration: MIC or Line left, positive
16	IN2_R	I	Multifunction Analog Input, or Single-ended configuration: MIC 2 or Line 2 right or Differential configuration: MIC or Line left, negative
17	AV <sub>SS</sub>	Ground	Analog ground supply
18	REF	O	Reference voltage output for filtering
19	MICBIAS	O	Microphone bias voltage output
20	IN3_L	I	Multifunction Analog Input, or Single-ended configuration: MIC3 or Line 3 left, or Differential configuration: MIC or Line left, positive, or Differential configuration: MIC or Line right, negative
21	IN3_R	I	Multifunction Analog Input, or Single-ended configuration: MIC3 or Line 3 right, or Differential configuration: MIC or Line left, negative, or Differential configuration: MIC or Line right, positive
22	LOL	O	Left line output
23	LOR	O	Right line output
24	AV <sub>DD</sub>	Power	Analog voltage supply 1.5V–1.95V Input when A-LDO disabled, Filtering output when A-LDO enabled
25	HPL	O	Left high power output driver
26	LDOIN/HPVDD	Power	LDO Input supply and Headphone Power supply 1.9V– 3.6V
27	HPR	O	Right high power output driver
28	DV <sub>SS</sub>	Ground	Digital Ground and Chip-substrate
29	DV <sub>DD</sub>	Power	If LDO_SELECT Pin = 0 (D-LDO disabled) Digital voltage supply 1.26V – 1.95V If LDO_SELECT Pin = 1 (D-LDO enabled) Digital voltage supply filtering output
30	LDO_SELECT	I	connect to DV <sub>SS</sub> .
31	RESET	I	Reset (active low)
32	GPIO  MFP5	I	Primary function: General Purpose digital IO  Secondary function: CLKOUT Output INT1 Output INT2 Output Audio serial data bus ADC word clock output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output Digital microphone clock output

## Electrical Characteristics

### Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VALUE	UNIT
AV <sub>DD</sub> to AV <sub>SS</sub>		-0.3 to 2.2	V
DV <sub>DD</sub> to DV <sub>SS</sub>		-0.3 to 2.2	V
IOV <sub>DD</sub> to IOV <sub>SS</sub>		-0.3 to 3.9	V
LDOIN to AV <sub>SS</sub>		-0.3 to 3.9	V
Digital Input voltage to ground		-0.3 to IOV <sub>DD</sub> + 0.3	V
Analog input voltage to ground		-0.3 to AV <sub>DD</sub> + 0.3	V
Operating temperature range		-40 to 85	°C
Storage temperature range		-55 to 125	°C
Junction temperature (T <sub>J</sub> Max)		105	°C
Electrostatic discharge (ESD) ratings	Human-body model (HBM) AEC-Q100 Classification Level H2	2	kV
	Charged-device model (CDM) AEC-Q100 Classification Level C4B	750	V

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
LDOIN	Power Supply Voltage Range	Referenced to AV <sub>SS</sub> <sup>(1)</sup>	1.9		3.6	V
AV <sub>DD</sub>			1.5	1.8	1.95	
IOV <sub>DD</sub>		Referenced to IOV <sub>SS</sub> <sup>(1)</sup>	1.1		3.6	
DV <sub>DD</sub> <sup>(2)</sup>			Referenced to DV <sub>SS</sub> <sup>(1)</sup>	1.26	1.8	
PLL Input Frequency		Clock divider uses fractional divide (D > 0), P = 1, DV <sub>DD</sub> ≥ 1.65V (See table in SLAU497, <i>Maximum TLV320AIC3254-Q1 Clock Frequencies</i> )		10	20	MHz
		Clock divider uses integer divide (D = 0), P = 1, DV <sub>DD</sub> ≥ 1.65V (See table in SLAU497, <i>Maximum TLV320AIC3254-Q1 Clock Frequencies</i> )		0.512	20	
MCLK	Master Clock Frequency	MCLK; Master Clock Frequency; DV <sub>DD</sub> ≥ 1.65V			50	MHz
		MCLK; Master Clock Frequency; DV <sub>DD</sub> ≥ 1.26V			25	
SCL	SCL Clock Frequency				400	kHz
LOL, LOR	Stereo line output load resistance			0.6	10	kΩ
HPL, HPR	Stereo headphone output load resistance	Single-ended configuration		14.4	16	Ω
	Headphone output load resistance	Differential configuration		24.4	32	Ω
C <sub>Lout</sub>	Digital output load capacitance				10	pF
TOPR	Operating Temperature Range			-40	85	°C

- (1) All grounds on board are tied together to prevent voltage differences of more than 0.2V maximum for any combination of ground signals.  
 (2) At DV<sub>DD</sub> values lower than 1.65V, the PLL does not function. Please see the *Maximum TLV320AIC3254-Q1 Clock Frequencies* table in the *TLV320AIC3254-Q1 Application Reference Guide* (SLAU497) for details on maximum clock frequencies.

**THERMAL INFORMATION**

THERMAL METRIC <sup>(1)</sup>		TLV320AIC3254-Q1	UNIT
		RHB (32 PINS)	
$\theta_{JA}$	Junction-to-ambient thermal resistance	31.4	°C/W
$\theta_{JcTop}$	Junction-to-case (top) thermal resistance	21.4	
$\theta_{JB}$	Junction-to-board thermal resistance	5.4	
$\psi_{JT}$	Junction-to-top characterization parameter	0.2	
$\psi_{JB}$	Junction-to-board characterization parameter	5.4	
$\theta_{JcBot}$	Junction-to-case (bottom) thermal resistance	0.9	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).



## Electrical Characteristics, ADC

At 25°C, AV<sub>DD</sub>, DV<sub>DD</sub>, IOV<sub>DD</sub> = 1.8V, LDOIN = 3.3V, AV<sub>DD</sub> LDO disabled, f<sub>s</sub> (Audio) = 48kHz, C<sub>ref</sub> = 10µF on REF pin, PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AUDIO ADC</b>						
	Input signal level (0dB)	Single-ended, CM = 0.9V		0.5		V <sub>RMS</sub>
	Device Setup	1kHz sine wave input Single-ended Configuration IN1R to Right ADC and IN1L to Left ADC, R <sub>in</sub> = 20K, f <sub>s</sub> = 48kHz, AOSR = 128, MCLK = 256 * f <sub>s</sub> , PLL Disabled; AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1, Power Tune = PTM_R4				
SNR	Signal-to-noise ratio, A-weighted <sup>(1)(2)</sup>	Inputs ac-shortened to ground		80	93	dB
		IN2R, IN3R routed to Right ADC and ac-shortened to ground IN2L, IN3L routed to Left ADC and ac-shortened to ground			93	
			-40°C	76		
		85°C	68			
DR	Dynamic range A-weighted <sup>(1)(2)</sup>	-60dB full-scale, 1-kHz input signal		92		dB
THD+N	Total Harmonic Distortion plus Noise	-3 dB full-scale, 1-kHz input signal		-85	-70	dB
		IN2R, IN3R routed to Right ADC IN2L, IN3L routed to Left ADC -3dB full-scale, 1-kHz input signal		-85		
			85°C		-68	
<b>AUDIO ADC</b>						
	Input signal level (0dB)	Single-ended, CM = 0.75V, AV <sub>DD</sub> = 1.5V		0.375		V <sub>RMS</sub>
	Device Setup	1kHz sine wave input Single-ended Configuration IN1R, IN2R, IN3R routed to Right ADC IN1L, IN2L, IN3L routed to Left ADC R <sub>in</sub> = 20kΩ, f <sub>s</sub> = 48kHz, AOSR = 128, MCLK = 256* f <sub>s</sub> , PLL Disabled, AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1 Power Tune = PTM_R4				
SNR	Signal-to-noise ratio, A-weighted <sup>(1)(2)</sup>	Inputs ac-shortened to ground		91		dB
DR	Dynamic range A-weighted <sup>(1)(2)</sup>	-60dB full-scale, 1-kHz input signal		90		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1-kHz input signal		-80		dB

- (1) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.
- (2) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

**Electrical Characteristics, ADC (continued)**

At 25°C, AV<sub>DD</sub>, DV<sub>DD</sub>, IOV<sub>DD</sub> = 1.8V, LDOIN = 3.3V, AV<sub>DD</sub> LDO disabled, f<sub>s</sub> (Audio) = 48kHz, C<sub>ref</sub> = 10µF on REF pin, PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AUDIO ADC</b>						
Input signal level (0dB)		Differential Input, CM = 0.9V		10		mV
Device Setup		1kHz sine wave input Differential configuration IN1L and IN1R routed to Right ADC IN2L and IN2R routed to Left ADC R <sub>in</sub> = 10K, f <sub>s</sub> = 48kHz, AOSR = 128 MCLK = 256 * f <sub>s</sub> PLL Disabled AGC = OFF, Channel Gain = 40dB Processing Block = PRB_R1, Power Tune = PTM_R4				
ICN	Idle-Channel Noise, A-weighted <sup>(3)(4)</sup>	Inputs ac-shorted to ground, input referred noise		2		µV <sub>RMS</sub>
<b>AUDIO ADC</b>						
Gain Error		1kHz sine wave input Single-ended configuration R <sub>in</sub> = 20kΩ f <sub>s</sub> = 48kHz, AOSR = 128, MCLK = 256 * f <sub>s</sub> , PLL Disabled AGC = OFF, Channel Gain = 0dB Processing Block = PRB_R1, Power Tune = PTM_R4, CM = 0.9V		-0.05		dB
Input Channel Separation		1kHz sine wave input at -3dBFS Single-ended configuration IN1L routed to Left ADC IN1R routed to Right ADC, R <sub>in</sub> = 20kΩ AGC = OFF, AOSR = 128, Channel Gain = 0dB, CM = 0.9V		108		dB
Input Pin Crosstalk		1kHz sine wave input at -3dBFS on IN2L, IN2L internally not routed. IN1L routed to Left ADC ac-coupled to ground  1kHz sine wave input at -3dBFS on IN2R, IN2R internally not routed. IN1R routed to Right ADC ac-coupled to ground  Single-ended configuration R <sub>in</sub> = 20kΩ, AOSR = 128 Channel, Gain = 0dB, CM = 0.9V		115		dB
PSRR		217Hz, 100mVpp signal on AV <sub>DD</sub> , Single-ended configuration, R <sub>in</sub> = 20kΩ, Channel Gain = 0dB; CM = 0.9V		55		dB
ADC programmable gain amplifier gain		Single-Ended, R <sub>in</sub> = 10kΩ, PGA gain set to 0dB		0		dB
		Single-Ended, R <sub>in</sub> = 10kΩ, PGA gain set to 47.5dB		47.5		dB
		Single-Ended, R <sub>in</sub> = 20kΩ, PGA gain set to 0dB		-6		dB
		Single-Ended, R <sub>in</sub> = 20kΩ, PGA gain set to 47.5dB		41.5		dB
		Single-Ended, R <sub>in</sub> = 40kΩ, PGA gain set to 0dB		-12		dB
		Single-Ended, R <sub>in</sub> = 40kΩ, PGA gain set to 47.5dB		35.5		dB
ADC programmable gain amplifier step size		1-kHz tone		0.5		dB

- (3) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.
- (4) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

## Electrical Characteristics, Bypass Outputs

At 25°C, AV<sub>DD</sub>, DV<sub>DD</sub>, IOV<sub>DD</sub> = 1.8V, LDOIN = 3.3V, AV<sub>DD</sub> LDO disabled, f<sub>s</sub> (Audio) = 48kHz, C<sub>ref</sub> = 10μF on REF pin, PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG BYPASS TO HEADPHONE AMPLIFIER, DIRECT MODE</b>					
Device Setup	Load = 16Ω (single-ended), 50pF; Input and Output CM = 0.9V; Headphone Output on LDOIN Supply; IN1L routed to HPL and IN1R routed to HPR; Channel Gain = 0dB				
Gain Error			-0.8		dB
Noise, A-weighted <sup>(1)</sup>	Idle Channel, IN1L and IN1R ac-shorted to ground		3		μV <sub>RMS</sub>
THD Total Harmonic Distortion	446mVrms, 1kHz input signal		-89		dB
<b>ANALOG BYPASS TO LINE-OUT AMPLIFIER, PGA MODE</b>					
Device Setup	Load = 10kΩ (single-ended), 56pF; Input and Output CM = 0.9V; LINE Output on LDOIN Supply; IN1L routed to ADCPGA_L and IN1R routed to ADCPGA_R; R <sub>in</sub> = 20kΩ ADCPGA_L routed to LOL and ADCPGA_R routed to LOR; Channel Gain = 0dB				
Gain Error			0.6		dB
Noise, A-weighted <sup>(1)</sup>	Idle Channel, IN1L and IN1R ac-shorted to ground		7		μV <sub>RMS</sub>
	Channel Gain = 40dB, Input Signal (0dB) = 5mV <sub>rms</sub> Inputs ac-shorted to ground, Input Referred		3.4		μV <sub>RMS</sub>

(1) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Testing without such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

## Electrical Characteristics, Microphone Interface

At 25°C,  $AV_{DD}$ ,  $DV_{DD}$ ,  $IOV_{DD} = 1.8V$ ,  $LDOIN = 3.3V$ ,  $AV_{DD}$  LDO disabled,  $f_s$  (Audio) = 48kHz,  $C_{ref} = 10\mu F$  on REF pin, PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MICROPHONE BIAS</b>					
Bias voltage	Bias voltage $CM = 0.9V$ , $LDOIN = 3.3V$				
	Micbias Mode 0, Connect to $AV_{DD}$ or $LDOIN$		1.25		V
	Micbias Mode 1, Connect to $LDOIN$		1.7		V
	Micbias Mode 2, Connect to $LDOIN$		2.5		V
	Micbias Mode 3, Connect to $AV_{DD}$		$AV_{DD}$		V
	Micbias Mode 3, Connect to $LDOIN$		$LDOIN$		V
	$CM = 0.75V$ , $LDOIN = 3.3V$				
	Micbias Mode 0, Connect to $AV_{DD}$ or $LDOIN$		1.04		V
	Micbias Mode 1, Connect to $AV_{DD}$ or $LDOIN$		1.425		V
	Micbias Mode 2, Connect to $LDOIN$		2.075		V
	Micbias Mode 3, Connect to $AV_{DD}$		$AV_{DD}$		V
	Micbias Mode 3, Connect to $LDOIN$		$LDOIN$		V
Output Noise	$CM = 0.9V$ , Micbias Mode 2, A-weighted, 20Hz to 20kHz bandwidth, Current load = 0mA.		10		$\mu V_{RMS}$
Current Sourcing	Micbias Mode 2, Connect to $LDOIN$		3		mA
Inline Resistance	Micbias Mode 3, Connect to $AV_{DD}$		140		$\Omega$
	Micbias Mode 3, Connect to $LDOIN$		87		

## Electrical Characteristics, Audio DAC Outputs

At 25°C, AV<sub>DD</sub>, DV<sub>DD</sub>, IOV<sub>DD</sub> = 1.8V, LDOIN = 3.3V, AV<sub>DD</sub> LDO disabled, f<sub>s</sub> (Audio) = 48kHz, C<sub>ref</sub> = 10µF on REF pin, PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AUDIO DAC – STEREO SINGLE-ENDED LINE OUTPUT</b>						
Device Setup		Load = 10kΩ (single-ended), 56pF Line Output on AV <sub>DD</sub> Supply Input and Output CM = 0.9V DOSR = 128, MCLK = 256 * f <sub>s</sub> , Channel Gain = 0dB, word length = 16 bits, Processing Block = PRB_P1, Power Tune = PTM_P3				
	Full scale output voltage (0dB)			0.5		V <sub>RMS</sub>
SNR	Signal-to-noise ratio A-weighted <sup>(1)(2)</sup>	All zeros fed to DAC input		87	100	dB
			–40°C	84		
			85°C	78		
DR	Dynamic range, A-weighted <sup>(1)(2)</sup>	–60dB 1kHz input full-scale signal, Word length = 20 bits		100		dB
THD+N	Total Harmonic Distortion plus Noise	–3dB full-scale, 1kHz input signal		–83	–70	dB
			85°C	–68		
	DAC Gain Error	0 dB, 1kHz input full scale signal		0.3		dB
	DAC Mute Attenuation	Mute		119		dB
	DAC channel separation	–1 dB, 1kHz signal, between left and right HP out		113		dB
DAC PSRR		100mVpp, 1kHz signal applied to AV <sub>DD</sub>		73		dB
		100mVpp, 217Hz signal applied to AV <sub>DD</sub>		77		dB
<b>AUDIO DAC – STEREO SINGLE-ENDED LINE OUTPUT</b>						
Device Setup		Load = 10kΩ (single-ended), 56pF Line Output on AV <sub>DD</sub> Supply Input and Output CM = 0.75V; AV <sub>DD</sub> = 1.5V DOSR = 128 MCLK = 256 * f <sub>s</sub> Channel Gain = –2dB word length = 20 bits Processing Block = PRB_P1 Power Tune = PTM_P4				
	Full scale output voltage (0dB)			0.375		V <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(1)(2)</sup>	All zeros fed to DAC input		99		dB
DR	Dynamic range, A-weighted <sup>(1)(2)</sup>	–60dB 1 kHz input full-scale signal		97		dB
THD+N	Total Harmonic Distortion plus Noise	–1 dB full-scale, 1-kHz input signal		–85		dB
<b>AUDIO DAC – STEREO SINGLE-ENDED HEADPHONE OUTPUT</b>						
Device Setup		Load = 16Ω (single-ended), 50pF Headphone Output on AV <sub>DD</sub> Supply, Input and Output CM = 0.9V, DOSR = 128, MCLK = 256 * f <sub>s</sub> , Channel Gain = 0dB word length = 16 bits; Processing Block = PRB_P1 Power Tune = PTM_P3				
	Full scale output voltage (0dB)			0.5		V <sub>RMS</sub>
SNR	Signal-to-noise ratio A-weighted <sup>(1)(2)</sup>	All zeros fed to DAC input		87	100	dB
			–40°C	84		
			85°C	78		

(1) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

(2) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Testing without such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

**Electrical Characteristics, Audio DAC Outputs (continued)**

At 25°C, AV<sub>DD</sub>, DV<sub>DD</sub>, IOV<sub>DD</sub> = 1.8V, LDOIN = 3.3V, AV<sub>DD</sub> LDO disabled, f<sub>s</sub> (Audio) = 48kHz, C<sub>ref</sub> = 10µF on REF pin, PLL disabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DR	Dynamic range, A-weighted <sup>(1)(2)</sup>	–60dB 1kHz input full-scale signal, Word Length = 20 bits, Power Tune = PTM_P4		99		dB
THD+N	Total Harmonic Distortion plus Noise	–3dB full-scale, 1kHz input signal		–83	–70	dB
			85°C	–68		
	DAC Gain Error	0dB, 1kHz input full scale signal		–0.3		dB
	DAC Mute Attenuation	Mute		122		dB
	DAC channel separation	–1dB, 1kHz signal, between left and right HP out		110		dB
	DAC PSRR	100mVpp, 1kHz signal applied to AV <sub>DD</sub>		73		dB
		100mVpp, 217Hz signal applied to AV <sub>DD</sub>		78		dB
	Power Delivered	R <sub>L</sub> = 16Ω, Output Stage on AV <sub>DD</sub> = 1.8V THDN < 1%, Input CM = 0.9V, Output CM = 0.9V		15		mW
		R <sub>L</sub> = 16Ω Output Stage on LDOIN = 3.3V, THDN < 1% Input CM = 0.9V, Output CM = 1.65V		64		
<b>AUDIO DAC – STEREO SINGLE-ENDED HEADPHONE OUTPUT</b>						
	Device Setup	Load = 16Ω (single-ended), 50pF, Headphone Output on AV <sub>DD</sub> Supply, Input and Output CM = 0.75V; AV <sub>DD</sub> = 1.5V, DOSR = 128, MCLK = 256 * f <sub>s</sub> , Channel Gain = –2dB, word length = 20-bits; Processing Block = PRB_P1, Power Tune = PTM_P4				
	Full scale output voltage (0dB)			0.375		V <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(3)(4)</sup>	All zeros fed to DAC input		99		dB
DR	Dynamic range, A-weighted <sup>(3)(4)</sup>	–60dB 1kHz input full-scale signal		98		dB
THD+N	Total Harmonic Distortion plus Noise	–1dB full-scale, 1kHz input signal		–83		dB
<b>AUDIO DAC – MONO DIFFERENTIAL HEADPHONE OUTPUT</b>						
	Device Setup	Load = 32Ω (differential), 50pF, Headphone Output on LDOIN Supply Input CM = 0.75V, Output CM = 1.5V, AV <sub>DD</sub> = 1.8V, LDOIN = 3.0V, DOSR = 128 MCLK = 256 * f <sub>s</sub> , Channel (headphone driver) Gain = 5dB for full scale output signal, word length = 16 bits, Processing Block = PRB_P1, Power Tune = PTM_P3				
	Full scale output voltage (0dB)			1778		mV <sub>RMS</sub>
SNR	Signal-to-noise ratio, A-weighted <sup>(3)(4)</sup>	All zeros fed to DAC input		98		dB
DR	Dynamic range, A-weighted <sup>(3)(4)</sup>	–60dB 1kHz input full-scale signal		96		dB
THD	Total Harmonic Distortion	–3dB full-scale, 1kHz input signal		–82		dB
	Power Delivered	R <sub>L</sub> = 32Ω, Output Stage on LDOIN = 3.3V, THDN < 1%, Input CM = 0.9V, Output CM = 1.65V		136		mW
		R <sub>L</sub> = 32Ω Output Stage on LDOIN = 3.0V, THDN < 1% Input CM = 0.9V, Output CM = 1.5V		114		mW

(3) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.  
 (4) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Testing without such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

## Electrical Characteristics, LDO

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>LOW DROPOUT REGULATOR (AV<sub>dd</sub>)</b>					
Output Voltage	LDO <sub>Mode</sub> = 1, LDOIN > 1.95V		1.67		V
	LDO <sub>Mode</sub> = 0, LDOIN > 2.0V		1.72		
	LDO <sub>Mode</sub> = 2, LDOIN > 2.05V		1.77		
Output Voltage Accuracy			±2		%
Load Regulation	Load current range 0 to 50mA		15		mV
Line Regulation	Input Supply Range 1.9V to 3.6V		5		mV
Decoupling Capacitor		1			μF
Bias Current			60		μA
<b>LOW DROPOUT REGULATOR (DV<sub>dd</sub>)</b>					
Output Voltage	LDO <sub>Mode</sub> = 1, LDOIN > 1.95V		1.67		V
	LDO <sub>Mode</sub> = 0, LDOIN > 2.0V		1.72		
	LDO <sub>Mode</sub> = 2, LDOIN > 2.05V		1.77		
Output Voltage Accuracy			±2		%
Load Regulation	Load current range 0 to 50mA		15		mV
Line Regulation	Input Supply Range 1.9V to 3.6V		5		mV
Decoupling Capacitor		1			μF
Bias Current			60		μA

## Electrical Characteristics, Misc.

At 25°C, AV<sub>DD</sub>, DV<sub>DD</sub>, IOV<sub>DD</sub> = 1.8V, LDOIN = 3.3V, AV<sub>DD</sub> LDO disabled, f<sub>s</sub> (Audio) = 48kHz, C<sub>ref</sub> = 10μF on REF pin, PLL disabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>REFERENCE</b>					
Reference Voltage Settings	CMMode = 0 (0.9V)		0.9		V
	CMMode = 1 (0.75V)		0.75		
Reference Noise	CM = 0.9V, A-weighted, 20Hz to 20kHz bandwidth, C <sub>ref</sub> = 10μF		1		μV <sub>RMS</sub>
Decoupling Capacitor		1	10		μF
<b>miniDSP<sup>(1)</sup></b>					
Maximum miniDSP clock frequency - ADC	DV <sub>DD</sub> = 1.65V		55.3		MHz
Maximum miniDSP clock frequency - DAC	DV <sub>DD</sub> = 1.65V		55.3		MHz
<b>Shutdown Current</b>					
Device Setup	Coarse AV <sub>DD</sub> supply turned off, LDO_select held at ground, No external digital input is toggled				
I(DV <sub>DD</sub> )			0.9		μA
I(AV <sub>DD</sub> )			<0.9		μA
I(LDOIN)			<0.9		μA
I(IOVDD)			13		nA

(1) miniDSP clock speed is specified by design and not tested in production.



**Electrical Characteristics, Logic Levels**

 At 25°C,  $AV_{DD}$ ,  $DV_{DD}$ ,  $IOV_{DD} = 1.8V$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>LOGIC FAMILY</b>		<b>CMOS</b>			
$V_{IH}$	Logic Level				V
	$I_{IH} = 5 \mu A, IOV_{DD} > 1.6V$	$0.7 \times IOV_{DD}$			V
	$I_{IH} = 5 \mu A, 1.2V \leq IOV_{DD} < 1.6V$	$0.9 \times IOV_{DD}$			V
$V_{IL}$	$I_{IH} = 5 \mu A, IOV_{DD} < 1.2V$	$IOV_{DD}$			V
	$I_{IL} = 5 \mu A, IOV_{DD} > 1.6V$	-0.3			$0.3 \times IOV_{DD}$
	$I_{IL} = 5 \mu A, 1.2V \leq IOV_{DD} < 1.6V$				$0.1 \times IOV_{DD}$
$V_{OH}$	$I_{IL} = 5 \mu A, IOV_{DD} < 1.2V$				0
	$I_{OH} = 2$ TTL loads	$0.8 \times IOV_{DD}$			V
$V_{OL}$	$I_{OL} = 2$ TTL loads				$0.1 \times IOV_{DD}$
Capacitive Load		10			pF

## Interface Timing

### Typical Timing Characteristics — Audio Data Serial Interface Timing (I<sup>2</sup>S)

All specifications at 25°C, DV<sub>DD</sub> = 1.8V




Figure 3. I<sup>2</sup>S LJF and RJF Timing in Master Mode

Table 2. I<sup>2</sup>S LJF and RJF Timing in Master Mode (see Figure 3)

PARAMETER		IOVDD=1.8V		IOVDD=3.3V		UNITS
		MIN	MAX	MIN	MAX	
$t_{d(WCLK)}$	WCLK delay		30		20	ns
$t_{d(DO-WS)}$	WCLK to DOUT delay (For LJF Mode only)		20		20	ns
$t_{d(DO-BCLK)}$	BCLK to DOUT delay		22		20	ns
$t_{s(DI)}$	DIN setup	8		8		ns
$t_{h(DI)}$	DIN hold	8		8		ns
$t_r$	Rise time		24		12	ns
$t_f$	Fall time		24		12	ns





Figure 4. I<sup>2</sup>S LJF and RJF Timing in Slave Mode

Table 3. I<sup>2</sup>S LJF and RJF Timing in Slave Mode (see Figure 4)

PARAMETER		IOVDD=1.8V		IOVDD=3.3V		UNITS
		MIN	MAX	MIN	MAX	
$t_{H(BCLK)}$	BCLK high period	35		35		ns
$t_{L(BCLK)}$	BCLK low period	35		35		
$t_{s(WS)}$	WCLK setup	8		8		
$t_{h(WS)}$	WCLK hold	8		8		
$t_{d(DO-WS)}$	WCLK to DOUT delay (For LJF mode only)		20		20	
$t_{d(DO-BCLK)}$	BCLK to DOUT delay		22		22	
$t_{s(DI)}$	DIN setup	8		8		
$t_{h(DI)}$	DIN hold	8		8		
$t_r$	Rise time		4		4	
$t_f$	Fall time		4		4	

**Typical DSP Timing Characteristics**


All specifications at 25°C, DVdd = 1.8V



**Figure 5. DSP Timing in Master Mode**

**Table 4. DSP Timing in Master Mode (see Figure 5)**

PARAMETER		IOVDD=1.8V		IOVDD=3.3V		UNITS
		MIN	MAX	MIN	MAX	
$t_{d(WS)}$	WCLK delay		30		20	ns
$t_{d(DO-BCLK)}$	BCLK to DOUT delay		22		20	ns
$t_{s(DI)}$	DIN setup	8		8		ns
$t_{h(DI)}$	DIN hold	8		8		ns
$t_r$	Rise time		24		12	ns
$t_f$	Fall time		24		12	ns



**Figure 6. DSP Timing in Slave Mode**

**Table 5. DSP Timing in Slave Mode (see Figure 6)**

PARAMETER		IOVDD=1.8V		IOVDD=3.3V		UNITS
		MIN	MAX	MIN	MAX	
$t_{H(BCLK)}$	BCLK high period	35		35		ns
$t_{L(BCLK)}$	BCLK low period	35		35		ns
$t_{s(WS)}$	WCLK setup	8		8		ns
$t_{h(WS)}$	WCLK hold	8		8		ns
$t_{d(DO-BCLK)}$	BCLK to DOUT delay		22		22	ns
$t_{s(DI)}$	DIN setup	8		8		ns
$t_{h(DI)}$	DIN hold	8		8		ns
$t_r$	Rise time		4		4	ns
$t_f$	Fall time		4		4	ns

I<sup>2</sup>C Interface Timing





Figure 7. I<sup>2</sup>C Interface Timing

Table 6. I<sup>2</sup>C Interface Timing

PARAMETER	TEST CONDITION	Standard-Mode			Fast-Mode			UNITS			
		MIN	TYP	MAX	MIN	TYP	MAX				
$f_{SCL}$	SCL clock frequency			0		100		0		400	kHz
$t_{HD;STA}$	Hold time (repeated) START condition. After this period, the first clock pulse is generated.			4.0				0.8			$\mu$ s
$t_{LOW}$	LOW period of the SCL clock			4.7				1.3			$\mu$ s
$t_{HIGH}$	HIGH period of the SCL clock			4.0				0.6			$\mu$ s
$t_{SU;STA}$	Setup time for a repeated START condition			4.7				0.8			$\mu$ s
$t_{HD;DAT}$	Data hold time: For I2C bus devices			0		3.45		0		0.9	$\mu$ s
$t_{SU;DAT}$	Data set-up time			250				100			ns
$t_r$	SDA and SCL Rise Time					1000		$20+0.1C_b$		300	ns
$t_f$	SDA and SCL Fall Time					300		$20+0.1C_b$		300	ns
$t_{SU;STO}$	Set-up time for STOP condition			4.0				0.8			$\mu$ s
$t_{BUF}$	Bus free time between a STOP and START condition			4.7				1.3			$\mu$ s
$C_b$	Capacitive load for each bus line					400				400	pF

**SPI Interface Timing**



**Figure 8. SPI Interface Timing Diagram**

**Timing Requirements**

At 25°C, DVdd = 1.8V

**Table 7. SPI Interface Timing (See Figure 8)**

PARAMETER	TEST CONDITION	IOVDD=1.8V			IOVDD=3.3V			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>sck</sub>	SCLK Period <sup>(1)</sup>	100			50			ns
t <sub>sckh</sub>	SCLK Pulse width High	50			25			ns
t <sub>sckl</sub>	SCLK Pulse width Low	50			25			ns
t <sub>lead</sub>	Enable Lead Time	30			20			ns
t <sub>trail</sub>	Enable Trail Time	30			20			ns
t <sub>d,seqxfr</sub>	Sequential Transfer Delay	40			20			ns
t <sub>a</sub>	Slave DOUT access time			40			20	ns
t <sub>dis</sub>	Slave DOUT disable time			40			20	ns
t <sub>su</sub>	DIN data setup time	15			10			ns
t <sub>h,DIN</sub>	DIN data hold time	15			10			ns
t <sub>v,DOUT</sub>	DOUT data valid time			25			18	ns
t <sub>r</sub>	SCLK Rise Time			4			4	ns
t <sub>f</sub>	SCLK Fall Time			4			4	ns

(1) These parameters are based on characterization and are not tested in production.

## Typical Characteristics

### Device Power Consumption

Device power consumption largely depends on PowerTune configuration. For information on device power consumption, see the *TLV320AIC3254-Q1 Application Reference Guide*, literature number SLAU497.

### Typical Performance




Figure 9.




Figure 10.




Figure 11.






Figure 12.

**LDO DROPOUT VOLTAGE  
VS  
LOAD CURRENT**




**Figure 13.**

**LDO LOAD RESPONSE**



**Figure 14.**

**MICBIAS MODE 2, CM = 0.9V, LDOIN OP STAGE  
VS  
MICBIAS LOAD CURRENT**



**Figure 15.**



FFT

SINGLE ENDED LINE INPUT TO ADC FFT at -1dB<sub>r</sub> vs FREQUENCY




Figure 16.

DAC PLAYBACK TO HEADPHONE FFT at -1dBFS vs FREQUENCY




Figure 17.

DAC PLAYBACK TO LINE-OUT FFT at -1dBFS vs FREQUENCY




Figure 18.

LINE INPUT TO HEADPHONE FFT at 446mVrms vs FREQUENCY




Figure 19.

LINE INPUT TO LINE-OUT FFT at 446mVrms vs FREQUENCY





Figure 20.

**TYPICAL CIRCUIT CONFIGURATION**



**Figure 21. Typical Circuit Configuration**

**Application Overview**

The TLV320AIC3254-Q1 offers a wide range of configuration options. [Figure 1](#) shows the basic functional blocks of the device.

**Device Connections**

**Digital Pins**

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are Reset, LDO\_Select and the SPI\_Select pin, which are HW control pins. Depending on the state of SPI\_Select, the two control-bus pins SCL/SS and SDA/MOSI are configured for either I<sup>2</sup>C or SPI protocol.

Other digital IO pins can be configured for various functions via register control. An overview of available functionality is given in [Multifunction Pins](#).

**Multifunction Pins**

[Table 8](#) shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO).

**Table 8. Multifunction Pin Assignments**

	Pin Function	1	2	3	4	5	6	7	8
		MCLK	BCLK	WCLK	DIN MFP1	DOUT MFP2	DMDIN/ MFP3/ SCLK	DMCLK/ MFP4/ MISO	GPIO MFP5
A	PLL Input	S <sup>(1)</sup>	S <sup>(2)</sup>		E				S <sup>(3)</sup>
B	Codec Clock Input	S <sup>(1)</sup> ,D <sup>(4)</sup>	S <sup>(2)</sup>						S <sup>(3)</sup>
C	I <sup>2</sup> S BCLK input		S,D						
D	I <sup>2</sup> S BCLK output		E <sup>(5)</sup>						
E	I <sup>2</sup> S WCLK input			E, D					
F	I <sup>2</sup> S WCLK output			E					
G	I <sup>2</sup> S ADC word clock input						E		E
H	I <sup>2</sup> S ADC WCLK out							E	E
I	I <sup>2</sup> S DIN				E, D				
J	I <sup>2</sup> S DOUT					E, D			
K	General Purpose Output I					E			
K	General Purpose Output II							E	
K	General Purpose Output III								E
L	General Purpose Input I				E				
L	General Purpose Input II						E		
L	General Purpose Input III								E
M	INT1 output					E		E	E
N	INT2 output					E		E	E
O	Digital Microphone Data Input				E		E		E
P	Digital Microphone Clock Output							E	E
Q	Secondary I <sup>2</sup> S BCLK input						E		E
R	Secondary I <sup>2</sup> S WCLK in						E		E
S	Secondary I <sup>2</sup> S DIN						E		E
T	Secondary I <sup>2</sup> S DOUT							E	
U	Secondary I <sup>2</sup> S BCLK OUT					E		E	E
V	Secondary I <sup>2</sup> S WCLK OUT					E		E	E
W	Headphone Detect Input						E		
X	Aux Clock Output					E		E	E

(1) S<sup>(1)</sup>: The MCLK pin can drive the PLL and Codec Clock inputs **simultaneously**.

(2) S<sup>(2)</sup>: The BCLK pin can drive the PLL and Codec Clock and audio interface bit clock inputs **simultaneously**.

(3) S<sup>(3)</sup>: The GPIO/MFP5 pin can drive the PLL and Codec Clock inputs simultaneously.

(4) D: Default Function

(5) E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin. (If GPIO/MFP5 has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time.)

## Analog Pins

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

## Analog Audio IO

The analog IO path of the TLV320AIC3254-Q1 features a large set of options for signal conditioning as well as signal routing:

- 6 analog inputs which can be mixed and-or multiplexed in single-ended and-or differential configuration
- 2 programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- 2 mixer amplifiers for analog bypass
- 2 low power analog bypass channels

- Mute function
- Automatic gain control (AGC)
- Built in microphone bias
- Stereo digital microphone interface
- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump

### Analog Low Power Bypass

The TLV320AIC3254-Q1 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed from an analog input pin to an amplifier driving an analog output pin. Neither the ADC nor the DAC resources are required for such operation; this configuration supports low-power operation during analog-bypass mode.

In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1\_L to the left headphone amplifier (HPL) and IN1\_R to HPR.

### ADC Bypass Using Mixer Amplifiers

In addition to the analog low-power bypass mode, another bypass mode uses the programmable gain amplifiers of the input stage in conjunction with a mixer amplifier. With this mode, microphone-level signals can be amplified and routed to the line or headphone outputs, fully bypassing the ADC and DAC.

To enable this mode, the mixer amplifiers are powered on via software command.

### Headphone Outputs

The stereo headphone drivers on pins HPL and HPR can drive loads with impedances down to  $16\Omega$  in single-ended AC-coupled headphone configurations, or loads down to  $32\Omega$  in differential mode, where a speaker is connected between HPL and HPR. In single-ended drive configuration these drivers can drive up to 15mW power into each headphone channel while operating from 1.8V analog supplies. While running from the  $AV_{DD}$  supply, the output common-mode of the headphone driver is set by the common-mode setting of analog inputs in Page 1, Register 10, Bit D6, to allow maximum utilization of the analog supply range while simultaneously providing a higher output-voltage swing. In cases when higher output-voltage swing is required, the headphone amplifiers can run directly from the higher supply voltage on LDOIN input (up to 3.6V). To use the higher supply voltage for higher output signal swing, the output common-mode can be adjusted to either 1.25V, 1.5V or 1.65V by configuring Page 1, Register 10, Bits D5-D4. When the common-mode voltage is configured at 1.65V and LDOIN supply is 3.3V, the headphones can each deliver up to 40mW power into a  $16\Omega$  load.

The headphone drivers are capable of driving a mixed combination of DAC signal, left and right ADC PGA signal and line-bypass from analog input IN1L and IN1R by configuring Page 1, Register 12 and Page 1, Register 13 respectively. The ADC PGA signals can be attenuated up to 30dB before routing to headphone drivers by configuring Page 1, Register 24 and Page 1, Register 25. The analog line-input signals can be attenuated up to 72dB before routing by configuring Page 1, Register 22 and 23. The level of the DAC signal can be controlled using the digital volume control of the DAC in Page 0, Reg 65 and 66. To control the output-voltage swing of headphone drivers, the digital volume control provides a range of  $-6.0\text{dB}$  to  $+29.0\text{dB}$  <sup>(6)</sup> in steps of 1dB. These can be configured by programming Page 1, Register 16 and 17. These level controls are not meant to be used as dynamic volume control, but to set output levels during initial device configuration. Refer to for recommendations for using headphone volume control for achieving 0dB gain through the DAC channel with various configurations.

### Line Outputs

The stereo line level drivers on LOL and LOR pins can drive a wide range of line level resistive impedances in the range of  $600\Omega$  to  $10\text{k}\Omega$ . The output common modes of line level drivers can be configured to equal either the analog input common-mode setting or to 1.65V. With output common-mode setting of 1.65V and  $DRV_{dd\_HP}$  supply at 3.3V the line-level drivers can drive up to 1V<sub>rms</sub> output signal. The line-level drivers can drive out a mixed combination of DAC signal and attenuated ADC PGA signal. Signal mixing is register-programmable.

(6) If the device must be placed into 'mute' from the  $-6.0\text{dB}$  setting, set the device at a gain of  $-5.0\text{dB}$  first, then place the device into mute.

## ADC

The TLV320AIC3254-Q1 includes a stereo audio ADC, which uses a delta-sigma modulator with a programmable oversampling ratio, followed by a digital decimation filter. The ADC supports sampling rates from 8kHz to 192kHz. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required.

The ADC path of the TLV320AIC3254-Q1 features a large set of options for signal conditioning as well as signal routing:

- Two ADCs
- Six analog inputs which can be mixed and-or multiplexed in single-ended and-or differential configuration
- Two programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- Two mixer amplifiers for analog bypass
- Two low power analog bypass channels
- Fine gain adjustment of digital channels with 0.1dB step size
- Digital volume control with a range of -12 to +20dB
- Mute function
- Automatic gain control (AGC)

In addition to the standard set of ADC features the TLV320AIC3254-Q1 also offers the following special functions:

- Built in microphone bias
- Stereo digital microphone interface
- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump
- Adaptive filter mode

## ADC Processing

The TLV320AIC3254-Q1 ADC channel includes a built-in digital decimation filter to process the oversampled data from the sigma-delta modulator to generate digital data at Nyquist sampling rate with high dynamic range. The decimation filter can be chosen from three different types, depending on the required frequency response, group delay and sampling rate.

## ADC Processing Blocks

The TLV320AIC3254-Q1 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy to balance power conservation and signal-processing flexibility. Less signal-processing capability reduces the power consumed by the device. [Table 9](#) gives an overview of the available processing blocks and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- Variable-tap FIR filter
- AGC

The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first order IIR, BiQuad and FIR filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.

**Table 9. ADC Processing Blocks**

Processing Blocks	Channel	Decimation Filter	1st Order IIR Available	Number BiQuads	FIR	Required AOSR Value	Resource Class
PRB_R1 <sup>(1)</sup>	Stereo	A	Yes	0	No	128,64	6
PRB_R2	Stereo	A	Yes	5	No	128,64	8
PRB_R3	Stereo	A	Yes	0	25-Tap	128,64	8
PRB_R4	Right	A	Yes	0	No	128,64	3
PRB_R5	Right	A	Yes	5	No	128,64	4
PRB_R6	Right	A	Yes	0	25-Tap	128,64	4
PRB_R7	Stereo	B	Yes	0	No	64	3
PRB_R8	Stereo	B	Yes	3	No	64	4
PRB_R9	Stereo	B	Yes	0	20-Tap	64	4
PRB_R10	Right	B	Yes	0	No	64	2
PRB_R11	Right	B	Yes	3	No	64	2
PRB_R12	Right	B	Yes	0	20-Tap	64	2
PRB_R13	Stereo	C	Yes	0	No	32	3
PRB_R14	Stereo	C	Yes	5	No	32	4
PRB_R15	Stereo	C	Yes	0	25-Tap	32	4
PRB_R16	Right	C	Yes	0	No	32	2
PRB_R17	Right	C	Yes	5	No	32	2
PRB_R18	Right	C	Yes	0	25-Tap	32	2

(1) Default

For more detailed information see the *TLV320AIC3254-Q1 Application Reference Guide, SLAU497*.

## DAC

The TLV320AIC3254-Q1 includes a stereo audio DAC supporting data rates from 8kHz to 192kHz. Each channel of the stereo audio DAC consists of a signal-processing engine with fixed processing blocks, a programmable miniDSP, a digital interpolation filter, multi-bit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20kHz. To handle multiple input rates and optimize power dissipation and performance, the TLV320AIC3254-Q1 allows the system designer to program the oversampling rates over a wide range from 1 to 1024. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The TLV320AIC3254-Q1 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the sigma-delta modulator. The interpolation filter can be chosen from three different types depending on required frequency response, group delay and sampling rate.

The DAC path of the TLV320AIC3254-Q1 features many options for signal conditioning and signal routing:

- 2 headphone amplifiers
  - Usable in single-ended or differential mode
  - Analog volume setting with a range of -6 to +29dB
  - Class-D mode
- 2 line-out amplifiers
  - Usable in single-ended or differential mode
  - Analog volume setting with a range of -6 to +29dB
- Digital volume control with a range of -63.5 to +24dB
- Mute function
- Dynamic range compression (DRC)

In addition to the standard set of DAC features the TLV320AIC3254-Q1 also offers the following special features:

- Built in sine wave generation (beep generator)
- Digital auto mute
- Adaptive filter mode

### DAC Processing Blocks — Overview

The TLV320AIC3254-Q1 implements signal processing capabilities and interpolation filtering via processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy balancing power conservation and signal processing flexibility. Less signal processing capability will result in less power consumed by the device. [Table 10](#) gives an overview over all available processing blocks of the DAC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- 3D – Effect
- Beep Generator

The processing blocks are tuned for typical cases and can achieve high image rejection or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.

**Table 10. Overview – DAC Predefined Processing Blocks**

Processing Block No.	Interpolation Filter	Channel	1st Order IIR Available	Num. of Biquads	DRC	3D	Beep Generator	Resource Class
PRB_P1 <sup>(1)</sup>	A	Stereo	No	3	No	No	No	8
PRB_P2	A	Stereo	Yes	6	Yes	No	No	12
PRB_P3	A	Stereo	Yes	6	No	No	No	10
PRB_P4	A	Left	No	3	No	No	No	4
PRB_P5	A	Left	Yes	6	Yes	No	No	6
PRB_P6	A	Left	Yes	6	No	No	No	6
PRB_P7	B	Stereo	Yes	0	No	No	No	6
PRB_P8	B	Stereo	No	4	Yes	No	No	8
PRB_P9	B	Stereo	No	4	No	No	No	8
PRB_P10	B	Stereo	Yes	6	Yes	No	No	10
PRB_P11	B	Stereo	Yes	6	No	No	No	8
PRB_P12	B	Left	Yes	0	No	No	No	3
PRB_P13	B	Left	No	4	Yes	No	No	4
PRB_P14	B	Left	No	4	No	No	No	4
PRB_P15	B	Left	Yes	6	Yes	No	No	6
PRB_P16	B	Left	Yes	6	No	No	No	4
PRB_P17	C	Stereo	Yes	0	No	No	No	3
PRB_P18	C	Stereo	Yes	4	Yes	No	No	6
PRB_P19	C	Stereo	Yes	4	No	No	No	4
PRB_P20	C	Left	Yes	0	No	No	No	2
PRB_P21	C	Left	Yes	4	Yes	No	No	3
PRB_P22	C	Left	Yes	4	No	No	No	2
PRB_P23	A	Stereo	No	2	No	Yes	No	8
PRB_P24	A	Stereo	Yes	5	Yes	Yes	No	12
PRB_P25	A	Stereo	Yes	5	Yes	Yes	Yes	12

(1) Default

For more detailed information see the *TLV320AIC3254-Q1 Application Reference Guide, SLAU497*.

## PowerTune

The TLV320AIC3254-Q1 features PowerTune, a mechanism to balance power-versus-performance trade-offs at the time of device configuration. The device can be tuned to minimize power dissipation, to maximize performance, or to an operating point between the two extremes to best fit the application. The TLV320AIC3254-Q1 PowerTune modes are called PTM\_R1 to PTM\_R4 for the recording (ADC) path and PTM\_P1 to PTM\_P4 for the playback (DAC) path.

For more detailed information see the *TLV320AIC3254-Q1 Application Reference Guide, SLAU497*.

## Digital Audio IO Interface

Audio data flows between the host processor and the TLV320AIC3254-Q1 on the digital audio data serial interface, or audio bus. This very flexible bus includes left or right-justified data options, support for I<sup>2</sup>S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master-slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.



The audio bus of the TLV320AIC3254-Q1 can be configured for left or right-justified, I<sup>2</sup>S, DSP, or TDM modes of operation, where communication with standard telephony PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring Page 0, Register 27, D(5:4). In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies.

The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in Master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider in Page 0, Register 30. The number of bit-clock pulses in a frame may need adjustment to accommodate various word lengths, and to support the case when multiple TLV320AIC3254-Q1s may share the same audio bus.

The TLV320AIC3254-Q1 also includes a feature to offset the position of start of data transfer with respect to the word-clock. Control the offset in terms of number of bit-clocks by programming Page 0, Register 28.

The TLV320AIC3254-Q1 also has the feature to invert the polarity of the bit-clock used to transfer the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen. Page 0, Register 29, D(3) configures bit clock polarity.

The TLV320AIC3254-Q1 further includes programmability (Page 0, Register 27, D(0)) to place the DOUT line into a hi-Z (3-state) condition during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the pins associated with the interface are put into a hi-Z output condition.

By default when the word-clocks and bit-clocks are generated by the TLV320AIC3254-Q1, these clocks are active only when the codec (ADC, DAC or both) are powered up within the device. This intermittent clock operation reduces power consumption. However, it also supports a feature when both the word clocks and bit-clocks can be active even when the codec in the device is powered down. This continuous clock feature is useful when using the TDM mode with multiple codecs on the same bus, or when word-clock or bit-clocks are used in the system as general-purpose clocks.

## Clock Generation and PLL

The TLV320AIC3254-Q1 supports a wide range of options for generating clocks for the ADC and DAC sections as well as interface and other control blocks. The clocks for ADC and DAC require a source reference clock. This clock can be provided on variety of device pins such as MCLK, BCLK or GPI pins. The CODEC\_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the miniDSP sections. In the event that the desired audio or miniDSP clocks cannot be generated from the reference clocks on MCLK BCLK or GPIO, the TLV320AIC3254-Q1 also provides the option of using the on-chip PLL which supports a wide range of fractional multiplication values to generate the required clocks. Starting from CODEC\_CLKIN the TLV320AIC3254-Q1 provides several programmable clock dividers to help achieve a variety of sampling rates for ADC, DAC and clocks for the miniDSP.

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output pin and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AIC3254-Q1.

For more detailed information see the *TLV320AIC3254-Q1 Application Reference Guide, SLAU497*.

## Control Interfaces

The TLV320AIC3254-Q1 control interface supports SPI or I<sup>2</sup>C communication protocols, with the protocol selectable using the SPI\_SELECT pin. For SPI, SPI\_SELECT should be tied high; for I<sup>2</sup>C, SPI\_SELECT should be tied low. Changing the state of SPI\_SELECT during device operation is not recommended.

## I<sup>2</sup>C Control

The TLV320AIC3254-Q1 supports the I<sup>2</sup>C control protocol, and will respond to the I<sup>2</sup>C address of 0011000. I<sup>2</sup>C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I<sup>2</sup>C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This circuit prevents two devices from conflicting; if two devices drive the bus simultaneously, there is no driver contention.

## SPI Control

In the SPI control mode, the TLV320AIC3254-Q1 uses the pins  $\overline{SCL}/\overline{SS}$  as  $\overline{SS}$ , SCLK as SCLK, MISO as MISO, SDA/MOSI as MOSI; a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TLV320AIC3254-Q1) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.

For more detailed information see the *TLV320AIC3254-Q1 Application Reference Guide, SLAU497*.

## Power Supply

To power up the device, a 3.3V system rail (1.9V to 3.6V) can be used. The IO<sub>VDD</sub> voltage can be in the range of 1.1V - 3.6V. Internal LDOs generate the appropriate digital core voltage of 1.65V and analog core voltage of 1.8V (minimum 1.5V). For maximum flexibility, the respective voltages can also be supplied externally, bypassing the built-in LDOs. To support high-output drive capabilities, the output stages of the output amplifiers can be driven from the analog core voltage or the 1.9...3.6V rail used for the LDO inputs (LDO\_in).

For more detailed information see the *TLV320AIC3254-Q1 Application Reference Guide, SLAU497*.

## Device Special Functions

The following special functions are available to support advanced system requirements:

- Headset detection
- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the *TLV320AIC3254-Q1 Application Reference Guide, SLAU497*.

The TLV320AIC3254-Q1 features two miniDSP cores. The first miniDSP core is tightly coupled to the ADC, the second miniDSP core is tightly coupled to the DAC. The fully programmable algorithms for the miniDSP must be loaded into the device after power up. The miniDSPs have direct access to the digital stereo audio stream on the ADC and on the DAC side, offering the possibility for advanced, very-low group delay DSP algorithms. Each miniDSP can run up to 1152 instructions on every audio sample at a 48kHz sample rate. The two cores can run fully synchronized and can exchange data. Typical algorithms for the TLV320AIC3254-Q1 miniDSPs are active noise cancellation, acoustic echo cancellation or advanced DSP sound enhancement algorithms.

## Software

Software development for the TLV320AIC3254-Q1 is supported through TI's comprehensive PurePath Studio Development Environment; a powerful, easy-to-use tool designed specifically to simplify software development on the TLV320AIC3254-Q1 miniDSP audio platform. The Graphical Development Environment consists of a library of common audio functions that can be dragged-and-dropped into an audio signal flow and graphically connected together. The DSP code can then be assembled from the graphical signal flow with the click of a mouse.

Please visit the TLV320AIC3254-Q1 product folder on [www.ti.com](http://www.ti.com) to learn more about PurePath Studio and the latest status on available, ready-to-use DSP algorithms.

## Register Map Summary

**Table 11. Summary of Register Map**

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	0	0x00	0x00	Page Select Register
0	1	0x00	0x01	Software Reset Register
0	2	0x00	0x02	Reserved Register
0	3	0x00	0x03	Reserved Register
0	4	0x00	0x04	Clock Setting Register 1, Multiplexers
0	5	0x00	0x05	Clock Setting Register 2, PLL P and R Values
0	6	0x00	0x06	Clock Setting Register 3, PLL J Values
0	7	0x00	0x07	Clock Setting Register 4, PLL D Values (MSB)
0	8	0x00	0x08	Clock Setting Register 5, PLL D Values (LSB)
0	9-10	0x00	0x09-0x0A	Reserved Register
0	11	0x00	0x0B	Clock Setting Register 6, NDAC Values
0	12	0x00	0x0C	Clock Setting Register 7, MDAC Values
0	13	0x00	0x0D	DAC OSR Setting Register 1, MSB Value
0	14	0x00	0x0E	DAC OSR Setting Register 2, LSB Value
0	15	0x00	0x0F	miniDSP_D Instruction Control Register 1
0	16	0x00	0x10	miniDSP_D Instruction Control Register 2
0	17	0x00	0x11	miniDSP_D Interpolation Factor Setting Register
0	18	0x00	0x12	Clock Setting Register 8, NADC Values
0	19	0x00	0x13	Clock Setting Register 9, MADC Values
0	20	0x00	0x14	ADC Oversampling (AOSR) Register
0	21	0x00	0x15	miniDSP_A Instruction Control Register 1
0	22	0x00	0x16	miniDSP_A Instruction Control Register 2
0	23	0x00	0x17	miniDSP_A Decimation Factor Setting Register
0	24	0x00	0x18	Reserved Register
0	25	0x00	0x19	Clock Setting Register 10, Multiplexers
0	26	0x00	0x1A	Clock Setting Register 11, CLKOUT M divider value
0	27	0x00	0x1B	Audio Interface Setting Register 1
0	28	0x00	0x1C	Audio Interface Setting Register 2, Data offset setting

**Table 11. Summary of Register Map (continued)**

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	29	0x00	0x1D	Audio Interface Setting Register 3
0	30	0x00	0x1E	Clock Setting Register 12, BCLK N Divider
0	31	0x00	0x1F	Audio Interface Setting Register 4, Secondary Audio Interface
0	32	0x00	0x20	Audio Interface Setting Register 5
0	33	0x00	0x21	Audio Interface Setting Register 6
0	34	0x00	0x22	Digital Interface Misc. Setting Register
0	35	0x00	0x23	Reserved Register
0	36	0x00	0x24	ADC Flag Register
0	37	0x00	0x25	DAC Flag Register 1
0	38	0x00	0x26	DAC Flag Register 2
0	39-41	0x00	0x27-0x29	Reserved Register
0	42	0x00	0x2A	Sticky Flag Register 1
0	43	0x00	0x2B	Interrupt Flag Register 1
0	44	0x00	0x2C	Sticky Flag Register 2
0	45	0x00	0x2D	Sticky Flag Register 3
0	46	0x00	0x2E	Interrupt Flag Register 2
0	47	0x00	0x2F	Interrupt Flag Register 3
0	48	0x00	0x30	INT1 Interrupt Control Register
0	49	0x00	0x31	INT2 Interrupt Control Register
0	50-51	0x00	0x32-0x33	Reserved Register
0	52	0x00	0x34	GPIO/MFP5 Control Register
0	53	0x00	0x35	DOOUT/MFP2 Function Control Register
0	54	0x00	0x36	DIN/MFP1 Function Control Register
0	55	0x00	0x37	MISO/MFP4 Function Control Register
0	56	0x00	0x38	SCLK/MFP3 Function Control Register
0	57-59	0x00	0x39-0x3B	Reserved Registers
0	60	0x00	0x3C	DAC Signal Processing Block Control Register
0	61	0x00	0x3D	ADC Signal Processing Block Control Register
0	62	0x00	0x3E	miniDSP_A and miniDSP_D Configuration Register
0	63	0x00	0x3F	DAC Channel Setup Register 1
0	64	0x00	0x40	DAC Channel Setup Register 2
0	65	0x00	0x41	Left DAC Channel Digital Volume Control Register
0	66	0x00	0x42	Right DAC Channel Digital Volume Control Register
0	67	0x00	0x43	Headset Detection Configuration Register
0	68	0x00	0x44	DRC Control Register 1
0	69	0x00	0x45	DRC Control Register 2
0	70	0x00	0x46	DRC Control Register 3
0	71	0x00	0x47	Beep Generator Register 1
0	72	0x00	0x48	Beep Generator Register 2
0	73	0x00	0x49	Beep Generator Register 3
0	74	0x00	0x4A	Beep Generator Register 4
0	75	0x00	0x4B	Beep Generator Register 5
0	76	0x00	0x4C	Beep Generator Register 6
0	77	0x00	0x4D	Beep Generator Register 7
0	78	0x00	0x4E	Beep Generator Register 8
0	79	0x00	0x4F	Beep Generator Register 9

**Table 11. Summary of Register Map (continued)**

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	80	0x00	0x50	Reserved Register
0	81	0x00	0x51	ADC Channel Setup Register
0	82	0x00	0x52	ADC Fine Gain Adjust Register
0	83	0x00	0x53	Left ADC Channel Volume Control Register
0	84	0x00	0x54	Right ADC Channel Volume Control Register
0	85	0x00	0x55	ADC Phase Adjust Register
0	86	0x00	0x56	Left Channel AGC Control Register 1
0	87	0x00	0x57	Left Channel AGC Control Register 2
0	88	0x00	0x58	Left Channel AGC Control Register 3
0	89	0x00	0x59	Left Channel AGC Control Register 4
0	90	0x00	0x5A	Left Channel AGC Control Register 5
0	91	0x00	0x5B	Left Channel AGC Control Register 6
0	92	0x00	0x5C	Left Channel AGC Control Register 7
0	93	0x00	0x5D	Left Channel AGC Control Register 8
0	94	0x00	0x5E	Right Channel AGC Control Register 1
0	95	0x00	0x5F	Right Channel AGC Control Register 2
0	96	0x00	0x60	Right Channel AGC Control Register 3
0	97	0x00	0x61	Right Channel AGC Control Register 4
0	98	0x00	0x62	Right Channel AGC Control Register 5
0	99	0x00	0x63	Right Channel AGC Control Register 6
0	100	0x00	0x64	Right Channel AGC Control Register 7
0	101	0x00	0x65	Right Channel AGC Control Register 8
0	102	0x00	0x66	DC Measurement Register 1
0	103	0x00	0x67	DC Measurement Register 2
0	104	0x00	0x68	Left Channel DC Measurement Output Register 1
0	105	0x00	0x69	Left Channel DC Measurement Output Register 2
0	106	0x00	0x6A	Left Channel DC Measurement Output Register 3
0	107	0x00	0x6B	Right Channel DC Measurement Output Register 1
0	108	0x00	0x6C	Right Channel DC Measurement Output Register 2
0	109	0x00	0x6D	Right Channel DC Measurement Output Register 3
0	110-127	0x00	0x6E-0x7F	Reserved Register
1	0	0x01	0x00	Page Select Register
1	1	0x01	0x01	Power Configuration Register
1	2	0x01	0x02	LDO Control Register
1	3	0x01	0x03	Playback Configuration Register 1
1	4	0x01	0x04	Playback Configuration Register 2
1	5-8	0x01	0x05-0x08	Reserved Register
1	9	0x01	0x09	Output Driver Power Control Register
1	10	0x01	0x0A	Common Mode Control Register
1	11	0x01	0x0B	Over Current Protection Configuration Register
1	12	0x01	0x0C	HPL Routing Selection Register
1	13	0x01	0x0D	HPR Routing Selection Register
1	14	0x01	0x0E	LOL Routing Selection Register
1	15	0x01	0x0F	LOR Routing Selection Register
1	16	0x01	0x10	HPL Driver Gain Setting Register
1	17	0x01	0x11	HPR Driver Gain Setting Register

**Table 11. Summary of Register Map (continued)**

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
1	18	0x01	0x12	LOL Driver Gain Setting Register
1	19	0x01	0x13	LOR Driver Gain Setting Register
1	20	0x01	0x14	Headphone Driver Startup Control Register
1	21	0x01	0x15	Reserved Register
1	22	0x01	0x16	IN1L to HPL Volume Control Register
1	23	0x01	0x17	IN1R to HPR Volume Control Register
1	24	0x01	0x18	Mixer Amplifier Left Volume Control Register
1	25	0x01	0x19	Mixer Amplifier Right Volume Control Register
1	26-50	0x01	0x1A-0x32	Reserved Register
1	51	0x01	0x33	MICBIAS Configuration Register
1	52	0x01	0x34	Left MICPGA Positive Terminal Input Routing Configuration Register
1	53	0x01	0x35	Reserved Register
1	54	0x01	0x36	Left MICPGA Negative Terminal Input Routing Configuration Register
1	55	0x01	0x37	Right MICPGA Positive Terminal Input Routing Configuration Register
1	56	0x01	0x38	Reserved Register
1	57	0x01	0x39	Right MICPGA Negative Terminal Input Routing Configuration Register
1	58	0x01	0x3A	Floating Input Configuration Register
1	59	0x01	0x3B	Left MICPGA Volume Control Register
1	60	0x01	0x3C	Right MICPGA Volume Control Register
1	61	0x01	0x3D	ADC Power Tune Configuration Register
1	62	0x01	0x3E	ADC Analog Volume Control Flag Register
1	63	0x01	0x3F	DAC Analog Gain Control Flag Register
1	64-70	0x01	0x40-0x46	Reserved Register
1	71	0x01	0x47	Analog Input Quick Charging Configuration Register
1	72-122	0x01	0x48-0x7A	Reserved Register
1	123	0x01	0x7B	Reference Power-up Configuration Register
1	124-127	0x01	0x7C-0x7F	Reserved Register
8	0	0x08	0x00	Page Select Register
8	1	0x08	0x01	ADC Adaptive Filter Configuration Register
8	2-7	0x08	0x02-0x07	Reserved
8	8-127	0x08	0x08-0x7F	ADC Coefficients Buffer-A C(0:29)
9-16	0	0x09-0x10	0x00	Page Select Register
9-16	1-7	0x09-0x10	0x01-0x07	Reserved
9-16	8-127	0x09-0x10	0x08-0x7F	ADC Coefficients Buffer-A C(30:255)
26-34	0	0x1A-0x22	0x00	Page Select Register
26-34	1-7	0x1A-0x22	0x01-0x07	Reserved.
26-34	8-127	0x1A-0x22	0x08-0x7F	ADC Coefficients Buffer-B C(0:255)
44	0	0x2C	0x00	Page Select Register
44	1	0x2C	0x01	DAC Adaptive Filter Configuration Register
44	2-7	0x2C	0x02-0x07	Reserved
44	8-127	0x2C	0x08-0x7F	DAC Coefficients Buffer-A C(0:29)
45-52	0	0x2D-0x34	0x00	Page Select Register
45-52	1-7	0x2D-0x34	0x01-0x07	Reserved.
45-52	8-127	0x2D-0x34	0x08-0x7F	DAC Coefficients Buffer-A C(30:255)
62-70	0	0x3E-0x46	0x00	Page Select Register
62-70	1-7	0x3E-0x46	0x01-0x07	Reserved.

**Table 11. Summary of Register Map (continued)**

Decimal		Hex		DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
62-70	8-127	0x3E-0x46	0x08-0x7F	DAC Coefficients Buffer-B C(0:255)
80-114	0	0x50-0x72	0x00	Page Select Register
80-114	1-7	0x50-0x72	0x01-0x07	Reserved.
80-114	8-127	0x50-0x72	0x08-0x7F	miniDSP_A Instructions
152-186	0	0x98-0xBA	0x00	Page Select Register
152-186	1-7	0x98-0xBA	0x01-0x07	Reserved.
152-186	8-127	0x98-0xBA	0x08-0x7F	miniDSP_D Instructions

### REVISION HISTORY

Changes from Revision Initial (May 2013) to Revision A	Page
• Corrected secondary function list for MFP1 .....	5
• Corrected typo in test conditions, Electrical Characteristics, ADC .....	9
• Changed plot label from 10kΩ to 20kΩ .....	23



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
6PAIC3254IRHBRQ1	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	AIC3254 IRHBQ1	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
6PAIC3254IRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
6PAIC3254IRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	35.0


## GENERIC PACKAGE VIEW

**RHB 32**

**VQFN - 1 mm max height**



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4224745/A



4223442/B 08/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:18X



SOLDER MASK DETAILS

4223442/B 08/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 33:  
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X

4223442/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司