

超低噪声、高电源抑制比 (PSRR)、快速、射频 (RF)、1A 低压差线性稳压器

 查询样品: [TPS796xx-Q1](#)

特性


- 符合汽车应用要求
- 具有下列结果的 **AEC-Q100** 测试指南:
 - 器件温度 1 级: -40°C 至 125°C 的环境运行温度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 **H2**
 - 器件充电器件模型 (CDM) ESD 分类等级 **C3A**
- 具有使能端的 **1A** 低压差稳压器
- 提供固定和可调节 (**1.2V** 至 **5.5V**) 版本
- 高 **PSRR** (频率为 **10kHz** 时为 **53dB**)
- 超低噪声 (**$40\mu\text{V}_{\text{RMS}}$** , **TPS79630-Q1**)
- 快速启动时间 (**50 μs**)
- 与 **1 μF** 陶瓷电容器一起工作时保持稳定
- 出色的负载/线路瞬态响应
- 极低压差电压 (全负载时为 **250mV**, **TPS79630-Q1**)
- **SOT223-6** 封装

应用范围

- **RF**: **VOC**、接收器、数模转换器 (ADC)
- 音频
- 蓝牙™、无线局域网 (LAN)

说明

TPS796xx-Q1 是低压差 (LDO)、低功率、线性电压稳压器系列产品, 此产品在一个小外形尺寸 SOT223-6 封装内特有高电源抑制比 (PSRR)、超低噪声、快速软启动、以及出色的线路和负载瞬态响应功能。此系列产品中的每一个器件在输出上与一个小型 $1\mu\text{F}$ 陶瓷电容器一起工作时保持稳定。此系列产品使用一个高级的、私有 BiCOMS 制造工艺以生成极低的压差电压 (例如, 1A 时为 250mV)。每个器件可实现快速启动时间 (使用一个 $0.001\mu\text{F}$ 旁路电容器时大约为 $50\mu\text{s}$) 同时消耗非常低的静态电流 (典型值 $265\mu\text{A}$)。而且, 当此器件被置于待机模式下时, 电源电流被减少至少于 $1\mu\text{A}$ 。当使用一个 $0.1\mu\text{F}$ 旁路电容器时, TPS79630-Q1 在 3V 输出上的输出电压噪声大约为 $40\mu\text{V}_{\text{RMS}}$ 。对于诸如便携式 RF 电子器件等使用噪声敏感模拟部件的应用, 得益于高 PSRR、低噪声特性和快速响应时间等特性。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

蓝牙 is a trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

PRODUCT	SPECIFIED TEMPERATURE RANGE, T _A	PACKAGE TYPE, PACKAGE DESIGNATOR ⁽²⁾	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TPS79633-Q1	–40°C to +125°C	SOT223-6, DCQ	79633Q	TPS79633QDCQRQ1	Reel, 2500
TPS79630-Q1	–40°C to 125°C	SOT223-6, DCQ	PREVIEW	TPS79630QDCQRQ1	Reel, 2500
TPS79625-Q1	–40°C to 125°C	SOT223-6, DCQ	PREVIEW	TPS79625QDCQRQ1	Reel, 2500
TPS79628-Q1	–40°C to 125°C	SOT223-6, DCQ	PREVIEW	TPS79628QDCQRQ1	Reel, 2500

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating temperature range (unless otherwise noted).

		UNIT
V _{IN} range		–0.3 V to 6 V
V _{EN} range		–0.3 V to V _{IN} + 0.3 V
V _{OUT} range		6 V
Peak output current		Internally limited
Continuous total power dissipation		See Thermal Information table
ESD ratings	Human Body Model (HBM) AEC-Q100 Classification Level H2	2 kV
	Charged Device Model (CDM) AEC-Q100 Classification Level C3A	500 V

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted).

	MIN	NOM	MAX	UNIT
Ambient temperature, T_A	-40°		125	°C

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾⁽²⁾		TPS796xx-Q1	
		DCQ	UNIT
		6 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	70.4	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance	70	°C/W
θ_{JB}	Junction-to-board thermal resistance	N/A	°C/W
ψ_{JT}	Junction-to-top characterization parameter	6.8	°C/W°
ψ_{JB}	Junction-to-board characterization parameter	30.1	°C/W
θ_{JCbott}	Junction-to-case (bottom) thermal resistance	6.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953A](#).
 (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).

ELECTRICAL CHARACTERISTICS

Over recommended operating temperature range ($T_A = -40^{\circ}\text{C}$ to 125°C), $V_{EN} = V_{IN}$, $V_{IN} = V_{OUT(nom)} + 1\text{ V}^{(1)}$, $I_{OUT} = 1\text{ mA}$, $C_{OUT} = 10\text{ }\mu\text{F}$, and $C_{NR} = 0.01\text{ }\mu\text{F}$, unless otherwise noted. Typical values are at $+25^{\circ}\text{C}$.

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN} Input voltage ⁽¹⁾				2.7		5.5	V
I_{OUT} Continuous output current				0		1	A
Output voltage	Accuracy	Fixed $V_{OUT} < 5\text{ V}$	$0\text{ }\mu\text{A} \leq I_{OUT} \leq 1\text{ A}$, $V_{OUT} + 1\text{ V} \leq V_{IN} \leq 5.5\text{ V}^{(1)}$	-2.0		+2.0	%
Output voltage line regulation ($\Delta V_{OUT}\%/V_{IN}$) ⁽¹⁾			$V_{OUT} + 1\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		0.05	0.12	%/V
Load regulation ($\Delta V_{OUT}\%/\Delta I_{OUT}$)			$0\text{ }\mu\text{A} \leq I_{OUT} \leq 1\text{ A}$		5		mV
Dropout voltage ⁽²⁾ ($V_{IN} = V_{OUT(nom)} - 0.1\text{ V}$)	TPS79628-Q1		$I_{OUT} = 1\text{ A}$		270	365	mV
	TPS79630-Q1		$I_{OUT} = 1\text{ A}$		250	345	mV
	TPS79633-Q1		$I_{OUT} = 1\text{ A}$		220	325	mV
Output current limit			$V_{OUT} = 0\text{ V}$	2.4		4.2	A
Ground pin current			$0\text{ }\mu\text{A} \leq I_{OUT} \leq 1\text{ A}$		265	385	μA
Shutdown current ⁽³⁾			$V_{EN} = 0\text{ V}$, $2.7\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		0.07	1	μA
FB pin current			$V_{FB} = 1.225\text{ V}$			1	μA
Power-supply ripple rejection	TPS79630-Q1		$f = 100\text{ Hz}$, $I_{OUT} = 10\text{ mA}$		59		dB
			$f = 100\text{ Hz}$, $I_{OUT} = 1\text{ A}$		54		dB
			$f = 10\text{ Hz}$, $I_{OUT} = 1\text{ A}$		53		dB
			$f = 100\text{ Hz}$, $I_{OUT} = 1\text{ A}$		42		dB
Output noise voltage (TPS79630-Q1)			$BW = 100\text{ Hz to }100\text{ kHz}$, $I_{OUT} = 1\text{ A}$	$C_{NR} = 0.001\text{ }\mu\text{F}$		54	μV_{RMS}
				$C_{NR} = 0.0047\text{ }\mu\text{F}$		46	μV_{RMS}
				$C_{NR} = 0.01\text{ }\mu\text{F}$		41	μV_{RMS}
				$C_{NR} = 0.1\text{ }\mu\text{F}$		40	μV_{RMS}
Time, start-up (TPS79630-Q1)			$R_L = 3\text{ }\Omega$, $C_{OUT} = 1\text{ }\mu\text{F}$	$C_{NR} = 0.001\text{ }\mu\text{F}$		50	μs
				$C_{NR} = 0.0047\text{ }\mu\text{F}$		75	μs
				$C_{NR} = 0.01\text{ }\mu\text{F}$		110	μs
EN pin current			$V_{EN} = 0\text{ V}$	-1		1	μA
UVLO threshold			V_{CC} rising	2.25		2.65	V
UVLO hysteresis					100		mV
High-level enable input voltage			$2.7\text{ V} \leq V_{IN} \leq 5.5\text{ V}$	1.7		V_{IN}	V
Low-level enable input voltage			$2.7\text{ V} \leq V_{IN} \leq 5.5\text{ V}$	0		0.7	V

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.7 V , whichever is greater. TPS79650-Q1 is tested at $V_{IN} = 5.5\text{ V}$.

(2) V_{DO} is not measured for TPS79625-Q1 because minimum $V_{IN} = 2.7\text{ V}$.

(3) For adjustable version, this applies only after V_{IN} is applied; then V_{EN} transitions high to low.

FUNCTIONAL BLOCK DIAGRAM




Table 1. Terminal Functions

TERMINAL		DESCRIPTION
NAME	SOT223 (DCQ)	
NR	5	Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This improves power-supply rejection and reduces output noise.
FB	5	This terminal is the feedback input voltage for the adjustable device.
EN	1	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
GND	3, Tab	Regulator ground
IN	2	Unregulated input to the device.
OUT	4	Output of the regulator.

TYPICAL CHARACTERISTICS

**TPS79630-Q1
OUTPUT VOLTAGE
vs
OUTPUT CURRENT**




Figure 1.

**TPS79628-Q1
OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE**




Figure 2.

**TPS79628-Q1
GROUND CURRENT
vs
JUNCTION TEMPERATURE**




Figure 3.

**TPS79630-Q1
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY**




Figure 4.

**TPS79630-Q1
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY**




Figure 5.

**TPS79630-Q1
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY**




Figure 6.

TYPICAL CHARACTERISTICS (continued)

**TPS79630-Q1
ROOT MEAN SQUARED OUTPUT NOISE
vs
BYPASS CAPACITANCE**




Figure 7.

**TPS79628-Q1
DROPOUT VOLTAGE
vs
JUNCTION TEMPERATURE**




Figure 8.

**TPS79630-Q1
RIPPLE REJECTION
vs
FREQUENCY**




Figure 9.

**TPS79630-Q1
RIPPLE REJECTION
vs
FREQUENCY**




Figure 10.

**TPS79630-Q1
RIPPLE REJECTION
vs
FREQUENCY**




Figure 11.

START-UP TIME




Figure 12.

**TPS79618-Q1
LINE TRANSIENT RESPONSE**




Figure 13.

**TPS79630-Q1
LINE TRANSIENT RESPONSE**




Figure 14.

**TPS79628-Q1
LOAD TRANSIENT RESPONSE**




Figure 15.

TYPICAL CHARACTERISTICS (continued)

TPS79625-Q1

POWER UP/POWER DOWN




Figure 16.

TPS79630-Q1
DROPOUT VOLTAGE
vs
OUTPUT CURRENT




Figure 17.

TPS79630-Q1
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE
(ESR)
vs
OUTPUT CURRENT




Figure 18.

TPS79630-Q1
TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES
RESISTANCE (ESR)
vs
OUTPUT CURRENT




Figure 19.

TPS79630-Q1
TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES
RESISTANCE (ESR)
vs
OUTPUT CURRENT




Figure 20.

APPLICATION INFORMATION

The TPS796xx-Q1 family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (265 μA typically), and enable input to reduce supply currents to less than 1 μA when the regulator is turned off.

A typical application circuit is shown in [Figure 21](#).




Figure 21. Typical Application Circuit

External Capacitor Requirements

Although not required, it is good analog design practice to place a 0.1- μF to 2.2- μF capacitor near the input of the regulator to counteract reactive input sources. A 2.2- μF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS796xx-Q1, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

As with most LDO regulators, the TPS796xx-Q1 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitor is 1 μF . Any 1- μF or larger ceramic capacitor is suitable.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS796xx-Q1 has an NR pin that is connected to the voltage reference through a 250-k Ω internal resistor. The 250-k Ω internal resistor, in conjunction with an external bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the NR pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. The bypass capacitor should be no more than 0.1 μF in order to ensure that it is fully charged during the quickstart time provided by the internal switch shown in the [Functional Block Diagram](#).

For example, the TPS79630-Q1 exhibits 40 μV_{RMS} of output voltage noise using a 0.1- μF ceramic bypass capacitor and a 10- μF ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases because of the RC time constant at the bypass pin that is created by the internal 250-k Ω resistor and external capacitor.

Board Layout Recommendation to Improve PSRR and Noise Performance

To improve ac measurements such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.

Regulator Mounting

The tab of the SOT223-6 package is electrically connected to ground. For best thermal performance, the tab of the surface-mount version should be soldered directly to the printed circuit board (PCB) copper area. Increasing the copper area improves heat dissipation.

Solder pad footprint recommendations for the devices are presented in an application bulletin *Solder Pad Recommendations for Surface-Mount Devices*, literature number [AB-132](#), available for download from the TI web site (www.ti.com).

Regulator Protection

The TPS796xx-Q1 PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS796xx-Q1 features internal current limiting and thermal protection. During normal operation, the TPS796xx-Q1 limits output current to approximately 2.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately +165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately +140°C, regulator operation resumes.

THERMAL INFORMATION

POWER DISSIPATION

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using [Equation 1](#):


$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (1)$$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SON (DRB) package, the primary conduction path for heat is through the exposed pad to the PCB. The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On the SOT-223 (DCQ) package, the primary conduction path for heat is through the tab to the PCB. That tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using [Equation 2](#):

$$R_{\theta JA} = \frac{(+125^{\circ}\text{C} - T_A)}{P_D} \quad (2)$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using [Figure 22](#).



Note: θ_{JA} value at board size of 9 in² (that is, 3 in x 3 in) is a JEDEC standard.

Figure 22. θ_{JA} vs Board Size

[Figure 22](#) shows the variation of θ_{JA} as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

NOTE: When the device is mounted on an application PCB, it is strongly recommended to use Ψ_{JT} and Ψ_{JB} , as explained in the [Estimating Junction Temperature](#) section.

ESTIMATING JUNCTION TEMPERATURE

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in Equation 3). For backwards compatibility, an older $\theta_{JC, Top}$ parameter is listed as well.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \cdot P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \cdot P_D \quad (3)$$

Where P_D is the power dissipation shown by Equation 2, T_T is the temperature at the center-top of the IC package, and T_B is the PCB temperature measured 1 mm away from the IC package *on the PCB surface* (as Figure 24 shows).

NOTE: Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the application note [SBVA025](#), *Using New Thermal Metrics*, available for download at [www.ti.com](#).

By looking at Figure 23, the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency on board size. That is, using Ψ_{JT} or Ψ_{JB} with Equation 3 is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.





Figure 23. Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{JC(top)}$ to determine thermal characteristics, refer to application report [SBVA025](#), *Using New Thermal Metrics*, available for download at [www.ti.com](#). For further information, refer to application report [SPRA953](#), *IC Package Thermal Metrics*, also available on the TI website.



(a) Example DRB (SON) Package Measurement

(b) Example DCQ (SOT-223) Package Measurement

- (1) T_T is measured at the center of both the X- and Y-dimensional axes.
- (2) T_B is measured **below** the package lead on the PCB surface.

Figure 24. Measuring Points for T_T and T_B

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79633QDCQRQ1	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	79633Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

EXAMPLE BOARD LAYOUT


DCQ0006A

SOT - 1.8 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4214845/C 11/2021

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DCQ0006A

SOT - 1.8 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4214845/C 11/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021，德州仪器 (TI) 公司