


TPSM8281x 具有集成电感器和频率同步功能、采用 QFN 和 MagPack™ 封装的 2.75V 至 6V 输入、4A 和 3A 降压电源模块

1 特性

- 可调和可同步开关频率为 1.8MHz 至 4MHz
- 两种封装类型
 - μ SIL 14 引脚，最大高度为 2.4mm
 - EMI 降低的 MagPack 13 引脚，最大高度为 2.0mm
- 展频时钟 - 可选
- 可选强制 PWM 或 PFM/PWM 运行
- 输出电压精度为 $\pm 1\%$ (PWM 操作)
- 输入电压范围为 2.75V 至 6V
- 0.6V 至 5.5V 输出电压范围
- 可调软启动或跟踪
- 具有窗口比较器的电源正常输出
- 精密使能输入可实现
 - 用户定义的欠压锁定
 - 准确时序控制
- 经优化可降低 EMI
 - 提供 MagPack 屏蔽封装
 - 消除了键合线
 - 针对简单的 PCB 布局优化了引脚排列
- 100% 占空比
- 输出放电
- 15 μ A 典型静态电流
- 优异的热性能
- -40°C 至 125°C 工作温度范围
- 使用 TPSM828303 并借助 **WEBENCH® Power Designer** 创建定制设计方案

2 应用

- 光学模块、数据中心互连
- 信号测量、源生成、仪表
- 患者监护和诊断
- 无线基础设施
- 加固型通信：传感器、成像和雷达




3 说明

TPSM8281x 是具有集成电感器、引脚对引脚兼容的 3A 和 4A 高效、易于使用的同步降压直流/直流电源模块系列。这些器件基于固定频率峰值电流模式控制拓扑，支持电信、测试和测量以及医疗应用领域的高功率密度要求。低阻开关可在高温环境下支持高达 4A 的持续输出电流。用户可通过外部方式在 1.8MHz 至 4MHz 范围内调节开关频率，亦可在该频率范围内将其同步至外部时钟。在 PFM/PWM 模式下，TPSM8281x 可在整个负载范围内保持高效率。TPSM8281x 可在 PWM 模式下提供 1% 的输出电压精度，这有助于实现具有高输出电压精度的电源设计。SS/TR 引脚有助于通过精确的启动斜坡来限制浪涌电流。它还支持通过跟踪输出到外部源的电压来进行时序控制。该系列采用标称尺寸为 3.0mm × 4.0mm 的 14 引脚 μ SIL 封装和标称尺寸为 2.5mm × 3.0mm 的 13 引脚 MagPack 封装。

器件信息

器件型号 ⁽³⁾	输出电流	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TPSM82810	4A	SIL (μ SIL, 14)	3.0mm × 4.0mm
TPSM82813	3A	SIL (μ SIL, 14)	3.0mm × 4.0mm
		VCA (QFN, 13) ⁽⁴⁾	2.5mm × 3.0mm
TPSM82812 ⁽⁵⁾	2A	VCA (QFN, 13)	2.5mm × 3.0mm
TPSM82811 ⁽⁵⁾	1A		

- (1) 有关更多信息，请参阅节 12。
- (2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。
- (3) 请参阅 [器件比较表](#)。
- (4) 预告信息 (非量产数据)。
- (5) 预发布信息 (非量产数据)。



效率与输出电流间的关系； $V_{IN} = 3.3V$ ；
PFM；VCA 封装； $T_A = 25^\circ C$



Table of Contents

1 特性	1	8.4 Device Functional Modes.....	13
2 应用	1	9 Application and Implementation	16
3 说明	1	9.1 Application Information.....	16
4 Device Comparison Table	2	9.2 Typical Application.....	16
5 Pin Configuration and Functions	3	9.3 System Examples.....	22
6 Specifications	5	9.4 Power Supply Recommendations.....	24
6.1 Absolute Maximum Ratings.....	5	9.5 Layout.....	24
6.2 ESD Ratings.....	5	10 Device and Documentation Support	27
6.3 Recommended Operating Conditions.....	5	10.1 Device Support.....	27
6.4 Thermal Information.....	5	10.2 Documentation Support.....	27
6.5 Thermal Information.....	6	10.3 接收文档更新通知.....	27
6.6 Electrical Characteristics.....	6	10.4 支持资源.....	27
6.7 Typical Characteristics.....	8	10.5 Trademarks.....	27
7 Parameter Measurement Information	9	10.6 静电放电警告.....	28
7.1 Schematic.....	9	10.7 术语表.....	28
8 Detailed Description	10	11 Revision History	28
8.1 Overview.....	10	12 Mechanical, Packaging, and Orderable Information	28
8.2 Functional Block Diagram.....	10		
8.3 Feature Description.....	10		

4 Device Comparison Table

DEVICE NUMBER	OUTPUT CURRENT	SPREAD SPECTRUM CLOCKING
TPSM82810SILR	4A	OFF
TPSM82810SSILR	4A	ON
TPSM82813SILR	3A	OFF
TPSM82813SSILR	3A	ON
TPSM82813PVCAR ⁽¹⁾	3A	OFF
TPSM82812PVCAR ⁽²⁾	2A	OFF
TPSM82811PVCAR ⁽²⁾	1A	OFF

(1) Advance information (not production data).

(2) Preview information (not production data).

5 Pin Configuration and Functions




图 5-1. SiL Package, 14-Pin μ SiL




图 5-2. VCA Package, 13-Pin QFN

表 5-1. Pin Functions

NAME	PIN		TYPE ⁽¹⁾	DESCRIPTION
	SIL	VCA		
EN	2	9	I	This pin is the enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
FB	7	3	I	Voltage feedback input. Connect the output voltage resistor divider to this pin.
GND	6, 10, 13, 14	2, 6, 12		Ground pin
MODE/ SYNC	4	11	I	The device runs in PFM/PWM mode when this pin is pulled low. When the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected. The MODE/SYNC pin can also be used to synchronize the device to an external frequency. See § 9.3.2 .
COMP/ FSET	9	5	I	Device compensation and frequency set input. A resistor from this pin to GND defines the compensation of the control loop as well as the switching frequency if not externally synchronized. The switching frequency is set to 2.25 MHz if the pin is tied to GND or VIN. See 表 8-1 . Do not leave this pin unconnected.
PG	3	10	O	Open-drain power-good output with window comparator. This pin is pulled to GND while VOUT is outside the power-good threshold. This pin can be left open or tied to GND if not used. A pullup resistor can be connected to any voltage not larger than VIN.
SS/TR	8	4	I	Soft-start, tracking pin. A capacitor connected from this pin to GND defines the output voltage rise time. The pin can also be used as an input for tracking and sequencing - see Voltage Tracking .
VOUT	5	1		Output voltage pin. This pin is internally connected to the integrated inductor.
VIN	1, 11, 12	8, 13		Power supply input. Connect the input capacitor as close as possible between the VIN and GND pins.

表 5-1. Pin Functions (续)

PIN			TYPE ⁽¹⁾	DESCRIPTION
NAME	SIL	VCA		
SW	—	7	O	Switch pin of the power stage. This pin can be left floating.

(1) I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Pin voltage	VIN, VOUT, EN, MODE/SYNC	-0.3	6.5	V
Pin voltage	FB	-0.3	4	V
Pin voltage	PG, SS/TR, COMP/FSET	-0.3	VIN+0.3	V
ISINK_PG	Sink current at PG pin		10	mA
TJ	Operating junction temperature	-40	125	°C
Tstg	Storage temperature	-40	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VIN	Supply voltage range	2.75		6	V
VOUT	Output voltage range	0.6		5.5	V
COUT	Effective output capacitance ⁽¹⁾	27	47	470	µF
CIN	Effective input capacitance ⁽¹⁾	5	10		µF
RCF		4.5		100	kΩ
TJ	Operating junction temperature	-40		125	°C

- (1) The values given for all the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturer's DC bias curves for the effective capacitance vs DC voltage applied. Please see [Section 9.3.3](#) about the output capacitance vs compensation setting and output voltage.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPSM8281x	UNIT
		µSIL (JEDEC 51-5)	
		14 PINS	
RθJA	Junction-to-ambient thermal resistance	52.4	°C/W
RθJC(top)	Junction-to-case (top) thermal resistance	52	°C/W
RθJB	Junction-to-board thermal resistance	16.9	°C/W
ψJT	Junction-to-top characterization parameter	12.8	°C/W
ψJB	Junction-to-board characterization parameter	16.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report and [Section 12.3 - Thermal Consideration](#).

6.5 Thermal Information

THERMAL METRIC ⁽¹⁾		TPSM8281x	UNIT
		VCA (JEDEC 51-5)	
		13 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	73.0	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	34.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	20.9	°C/W
ψ _{JT}	Junction-to-top characterization parameter	(-1.4) ⁽²⁾	°C/W
ψ _{JB}	Junction-to-board characterization parameter	20.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report and [Section 12.3 - Thermal Consideration](#).
- (2) Case top temperature can be higher than temperature of active circuit because of inductor power dissipation. This results in a negative Junction-to-top characterization parameter.

6.6 Electrical Characteristics

Over operating junction temperature (T_J = -40 °C to +125 °C) and V_{IN} = 2.75 V to 6 V. Typical values at V_{IN} = 5 V and T_J = 25 °C. (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I _Q	Operating Quiescent Current	EN = high, I _{OUT} = 0 mA, Device not switching		15	21	μA
I _{SD}	Shutdown Current	EN = 0 V		0.11	18	μA
V _{UVLO}	Undervoltage Lockout Threshold	Rising Input Voltage	2.5	2.6	2.75	V
		Falling Input Voltage	2.25	2.5	2.6	V
T _{SD}	Thermal Shutdown Temperature	Rising Junction Temperature		170		°C
	Thermal Shutdown Hysteresis			15		
CONTROL (EN, SS/TR, PG, MODE/SYNC)						
V _{IH}	High Level Input Voltage for MODE/SYNC Pin		1.1			V
V _{IL}	Low Level Input Voltage for MODE/SYNC Pin				0.3	V
f _{SYNC}	Frequency Range on MODE/SYNC Pin for Synchronization		1.8		4	MHz
	Duty Cycle of Synchronization Signal at MODE/SYNC Pin		40%	50%	60%	
V _{IH}	Input Threshold Voltage for EN pin	Rising EN	1.06	1.1	1.15	V
V _{IL}	Input Threshold Voltage for EN pin	Falling EN	0.96	1.0	1.05	V
I _{LKG}	Input Leakage Current for EN, MODE/SYNC Pins	EN, MODE/SYNC = V _{IN} or GND			150	nA
V _{TH_PG}	UVP Power Good Threshold	Rising (%V _{FB})	92%	95%	98%	
	UVP Power Good Threshold	Falling (%V _{FB})	87%	90%	93%	
	OVP Power Good Threshold	Rising (%V _{FB})	107%	110%	113%	
	OVP Power Good Threshold	Falling (%V _{FB})	104%	107%	111%	
	Power Good De-glitch Time	for a high level to low level transition on power good		40		μs
V _{OL_PG}	Power Good Output Low Voltage	I _{PG} = 2 mA		0.07	0.3	V
I _{LKG_PG}	Input Leakage Current for PG Pin	V _{PG} = 5 V			100	nA
I _{SS/TR}	SS/TR Pin Source Current		2.1	2.5	2.8	μA
	Tracking Gain	V _{FB} / V _{SS/TR}		1		
	Tracking Offset	FB pin with V _{SS/TR} = 0 V		17		mV
POWER SWITCH						
R _{DS(ON)}	High-Side MOSFET ON-Resistance	V _{IN} ≥ 5 V		37	60	mΩ

6.6 Electrical Characteristics (续)

Over operating junction temperature ($T_J = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$) and $V_{IN} = 2.75\text{ V}$ to 6 V . Typical values at $V_{IN} = 5\text{ V}$ and $T_J = 25\text{ }^\circ\text{C}$. (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{DS(ON)}$	Low-Side MOSFET ON-Resistance	$V_{IN} \geq 5\text{ V}$		15	35	m Ω
R_{DP}	Dropout resistance	100% mode. Maximum value at $V_{IN} = 3.3\text{ V}$, $T_J = 85\text{ }^\circ\text{C}$		50	90	m Ω
I_{LIMH}	High-Side MOSFET Current Limit ⁽¹⁾	TPSM82810; $V_{IN} = 3\text{ V}$ to 6 V	4.8	5.6	6.55	A
I_{LIMH}	High-Side MOSFET Current Limit ⁽¹⁾	TPSM82813; $V_{IN} = 3\text{ V}$ to 6 V	3.9	4.5	5.25	A
I_{LIMNEG}	Negative Current Limit ⁽¹⁾	MODE/SYNC = HIGH		-1.8		A
f_S	PWM Switching Frequency Range		1.8	2.25	4	MHz
f_S	PWM Switching Frequency	with COMP/FSET tied to V_{IN} or GND	2.025	2.25	2.475	MHz
	PWM Switching Frequency Tolerance	using a resistor from COMP/FSET to GND	-19%		18%	
$t_{on,min}$	Minimum on-time	$V_{IN} = 3.3\text{ V}$		50	75	ns
$t_{off,min}$	Minimum off-time	$V_{IN} = 3.3\text{ V}$		30		ns
OUTPUT						
V_{FB}	Feedback Voltage Accuracy	$V_{IN} \geq V_{OUT} + 1\text{ V}$; PWM mode	594	600	606	mV
		$V_{IN} \geq V_{OUT} + 1\text{ V}$; PFM mode $V_{OUT} \geq 1.5\text{ V}$; $C_{OUT,eff} \geq 27\text{ }\mu\text{F}$	594	600	612	mV
		$1\text{ V} \leq V_{OUT} < 1.5\text{ V}$; PFM mode $C_{OUT,eff} \geq 47\text{ }\mu\text{F}$	594	600	615	mV
I_{LKG_FB}	Input Leakage Current (FB pin)	$V_{FB} = 0.6\text{ V}$		1	70	nA
V_{FB}	Feedback Voltage Accuracy with Voltage Tracking	$V_{IN} \geq V_{OUT} + 1\text{ V}$; PWM mode $V_{SS/TR} = 0.3\text{ V}$	297	300	321	mV
R_{dis}	Output Discharge Resistance			30	50	Ω
t_{delay}	Start-up Delay Time	$I_{OUT} = 0\text{ mA}$, Time from EN=high to start switching; V_{IN} applied already	135	200	450	μs
t_{ramp}	Ramp time; SS/TR Pin Open	$I_{OUT} = 0\text{ mA}$, Time from first switching pulse until 95% of nominal output voltage	100	150	200	μs

(1) This is the static current limit. It can be temporarily higher in applications due to internal propagation delay (see [Current Limit And Short Circuit Protection](#) section).

6.7 Typical Characteristics





图 6-1. Quiescent Current



D032

图 6-2. Shutdown Current





图 6-3. Oscillator Frequency vs Temperature (COMP/FSET tied to VIN or GND)



D030

图 6-4. Dropout Resistance

7 Parameter Measurement Information

7.1 Schematic




图 7-1. Measurement Setup for TPSM8281x

表 7-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
IC	TPSM82810 or TPSM82813	Texas Instruments
C _{IN}	22µF / X7T / 10V; GRM21BD71A226ME44	Murata
C _{OUT}	3 x 22µF / X7T / 10V; GRM21BD71A226ME44	Murata
C _{SS}	4.7nF	Any
R _{CF}	10k Ω	Any
C _{FF}	10pF	Any
R ₁	Depending on V _{OUT}	Any
R ₂	Depending on V _{OUT}	Any
R ₃	100k Ω	Any

(1) See the [Third-party Products Disclaimer](#).

use of an external RC network to achieve a precise power-up delay. See the [Achieving a Clean Start-up by Using a DC/DC Converter with a Precise Enable-pin Threshold](#) analog design journal for more details.

8.3.2 Output Discharge

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is disabled and keep the output voltage close to 0V when the device is off. The output discharge feature is only active once the TPSM8281x has been enabled at least once since the supply voltage was applied. The discharge function is enabled as soon as the device is disabled, in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active is typically 1V.

8.3.3 COMP/FSET

This pin sets two different parameters independently:

- Internal compensation settings for the control loop (three settings available)
- The switching frequency in PWM mode from 1.8MHz to 4MHz

A resistor from COMP/FSET to GND changes the compensation as well as the switching frequency. The change in compensation adapts the device to different values of output capacitance. The resistor must be placed close to the pin to keep the parasitic capacitance on the pin to a minimum. The compensation setting is set after enabling the converter, so a change in the resistor during operation only has an effect on the switching frequency but not on the compensation.

To save external components, the pin can also be directly tied to VIN or GND to set a pre-defined switching frequency and compensation. Do not leave the pin floating.

The switching frequency must be selected based on the maximum input voltage and the output voltage to meet the specifications for the minimum on-time. Using $V_{IN} = 5.5V$ and $V_{OUT} = 1.1V$ as an example, the minimum duty cycle given with [Equation 1](#) is 0.2, which results in a maximum switching frequency of 2.67MHz according to [Equation 2](#).

$$D_{\min} = \frac{V_{OUT}}{V_{IN, \max}} \quad (1)$$

$$f_{s, \max} = \frac{1}{t_{on, \min} \times D_{\min}} \quad (2)$$

The compensation range has to be chosen based on the minimum effective capacitance used. The capacitance can be increased from the minimum value as given in [表 8-1](#) up to the maximum of 470μF in all of the three compensation ranges. If the capacitance of an output changes during operation, for example, when load switches are used to connect or disconnect parts of the circuitry, the compensation has to be chosen for the minimum capacitance on the output. With large output capacitance, the compensation must be done based on that large capacitance to get the best load transient response. Compensating for large output capacitance but placing less capacitance on the output can lead to instability.

The switching frequency for the different compensation setting is determined by the following equations.

For compensation (comp) setting 1:

$$R_{CF}(k\Omega) = \frac{18MHz \cdot k\Omega}{f_s(MHz)} \quad (3)$$

For compensation (comp) setting 2:

$$R_{CF}(k\Omega) = \frac{60MHz \cdot k\Omega}{f_s(MHz)} \quad (4)$$

For compensation (comp) setting 3:

$$R_{CF}(k\Omega) = \frac{180MHz \cdot k\Omega}{f_s(MHz)} \quad (5)$$

表 8-1. Switching Frequency and Compensation

COMPENSATION	R _{CF}	SWITCHING FREQUENCY	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} < 1V	MINIMUM OUTPUT CAPACITANCE FOR 1V ≤ V _{OUT} < 3.3V	MINIMUM OUTPUT CAPACITANCE FOR V _{OUT} ≥ 3.3V
for smallest output capacitance (comp setting 1)	10k Ω ... 4.5k Ω	1.8MHz (10k Ω) ... 4MHz (4.5k Ω) according to Equation 3	53μF	32μF	27μF
for medium output capacitance (comp setting 2)	33k Ω ... 15k Ω	1.8MHz (33k Ω) ... 4MHz (15k Ω) according to Equation 4	100μF	60μF	50μF
for large output capacitance (comp setting 3)	100k Ω ... 45k Ω	1.8MHz (100k Ω) ... 4MHz (45k Ω) according to Equation 5	200μF	120μF	100μF
for smallest output capacitance (comp setting 1)	tied to GND	internally fixed 2.25MHz	53μF	32μF	27μF
for large output capacitance (comp setting 3)	tied to V _{IN}	internally fixed 2.25MHz	200μF	120μF	100μF

Refer to [节 9.2.2.5](#) for further details on the output capacitance required depending on the output voltage. All values are the effective value of capacitance.

A too high resistor value for R_{CF} is read as "tied to V_{IN}", and a value below the lowest range as "tied to GND". The minimum output capacitance in [表 8-1](#) is for capacitors close to the output of the device. If the capacitance is distributed, a lower compensation setting can be required.

8.3.4 MODE/SYNC

When MODE/SYNC is set low, the device operates in PWM or PFM mode, depending on the output current. The MODE/SYNC pin forces PWM mode when set high. The pin also allows you to apply an external clock in a frequency range from 1.8MHz to 4MHz for external synchronization. When an external clock is applied, the device operates in PWM mode. As with the switching frequency selection, the specification for the minimum on-time has to be observed when applying the external clock signal. When using external synchronization, it is recommended to set the internal switching frequency as set by R_{CF} to a similar value as the externally applied clock. This ensures that, if the external clock fails, the switching frequency stays in the same range and the settling time to the internal clock is reduced. When there is no resistor from COMP/FSET to GND, but the pin is pulled high or low, external synchronization is not possible. An internal PLL allows you to change from an internal clock to external clock during operation. The synchronization to the external clock is done on the falling edge of the applied clock to the rising edge of the internal SW pin. The MODE/SYNC pin can be changed during operation.

8.3.5 Spread Spectrum Clocking (SSC) - TPSM8281xS

These devices offer spread spectrum clocking, where the switching frequency is randomly changed in PWM mode when the internal clock is used. The frequency variation is typically between the nominal switching frequency and up to 288kHz above the nominal switching frequency. When the device is externally synchronized, the TPSM8281xS follows the external clock and the internal spread spectrum block is turned off. SSC is also disabled during soft start.

8.3.6 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the MOSFETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage goes below the falling threshold.

8.3.7 Power-Good Output (PG)

The device has a power good output with window comparator. The PG pin goes high impedance after the FB pin voltage is above 95% and less than 107% of the nominal voltage, and is driven low after the voltage falls below typically 90% or higher than 110% of the nominal voltage. 表 8-2 shows the typical PG pin logic. The PG pin is an open-drain output and is specified to sink up to 2mA. The power good output requires a pullup resistor connected to any voltage rail less than VIN. The PG signal can be used for sequencing of multiple rails by connecting to the EN pin of other converters. If not used, the PG pin can be left floating or connected to GND.

表 8-2. Power Good Pin Logic

DEVICE STATE		PG LOGIC STATUS	
		HIGH IMPEDANCE	LOW
Enabled (EN = High)	$0.57V \leq V_{FB} \leq 0.642V$	✓	
	$V_{FB} < 0.54V$ or $V_{FB} > 0.66V$		✓
Shutdown (EN = Low)			✓
UVLO	$2V \leq V_{IN} < V_{UVLO}$		✓
Thermal Shutdown	$T_J > T_{JSD}$		✓
Power Supply Removal	$V_{IN} < 2V$	✓	

The PG pin has a 40 μs deglitch time on the falling edge.

8.3.8 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 170°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When T_J decreases below the hysteresis amount of typically 15°C, the converter resumes normal operation, beginning with soft start. During PFM, the thermal shutdown is not active.

8.4 Device Functional Modes

8.4.1 Pulse Width Modulation (PWM) Operation

The TPSM8281x has two operating modes: Forced PWM mode and PFM/PWM mode.

With the MODE/SYNC pin set to high, the TPSM8281x operates with pulse width modulation in continuous conduction mode (CCM). The switching frequency is either defined by a resistor from the COMP/FSET pin to GND or by an external clock signal applied to the MODE/SYNC pin.

8.4.2 Power Save Mode Operation (PFM/PWM)

When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as the peak inductor current is above the PFM threshold of about 1.2A. When the peak inductor current drops below the PFM threshold, the device starts to skip switching pulses.

In power save mode, the switching frequency decreases linearly with the load current to maintain high efficiency. The linear behavior of the switching frequency in power save mode is shown in 图 8-1.




图 8-1. Switching Frequency versus Output Current ($V_{IN} = 5V$, $V_{OUT} = 1.8V$)

8.4.3 100% Duty-Cycle Operation

The device offers a low input-to-output voltage differential by entering 100% duty cycle mode. When the minimum off-time of typically 30 ns is reached, the TPSM8281x skips switching cycles while it approaches 100% mode. In 100% mode, the high-side MOSFET switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain a minimum output voltage is given by:

$$V_{IN (min)} = V_{OUT (min)} + I_{OUT} \times R_{DP} \quad (6)$$

where

- R_{DP} is the resistance from V_{IN} to V_{OUT} , which includes the high-side MOSFET on-resistance and DC resistance of the inductor
- $V_{OUT (min)}$ is the minimum output voltage the load can accept

8.4.4 Current Limit and Short Circuit Protection

The TPSM8281x is protected against overload and short circuit events. If the inductor current exceeds the current limit I_{LIMH} , the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. The high-side MOSFET turns on again only if the current in the low-side MOSFET has decreased below the low-side current limit. Due to internal propagation delays, the actual current can exceed the static current limit. The dynamic current limit is given as:

$$I_{peak (typ)} = I_{LIMH} + \frac{V_L}{L} \cdot t_{PD} \quad (7)$$

where

- I_{LIMH} is the static current limit, as specified in the electrical characteristics
- L is the effective inductance (typically 470nH)
- V_L is the voltage across the inductor ($V_{IN} - V_{OUT}$)
- t_{PD} is the internal propagation delay of typically 50ns

The dynamic peak current is calculated as follows:

$$I_{peak (typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \cdot 50ns \quad (8)$$

The low-side MOSFET also contains a negative current limit to prevent excessive current from flowing back through the inductor to the input. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned

off. In this scenario, both MOSFETs are off until the start of the next cycle. The negative current limit is only active in Forced PWM mode.

8.4.5 Soft Start / Tracking (SS/TR)

The internal soft-start circuitry controls the output voltage slope during start-up. This control avoids excessive inrush current and makes sure of a controlled output voltage rise time. This control also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high, the device starts switching after a delay of about 200 μs. Then V_{OUT} rises with a slope controlled by an external capacitor connected to the SS/TR pin.

A capacitor connected from SS/TR to GND is charged with 2.5μA by an internal current source during soft start until the capacitor reaches the reference voltage of 0.6V. After reaching 0.6V, the SS/TR pin voltage is clamped internally while the SS/TR pin voltage keeps rising to a maximum of about 3.3V. The capacitance required to set a certain ramp-time (t_{ramp}) is:

$$C_{SS} [nF] = \frac{2.5 \mu A \cdot t_{ramp} [ms]}{0.6V} \quad (9)$$

Leaving the SS/TR pin un-connected provides the fastest start-up ramp of 150μs typically. If the device is set to shutdown (EN = GND), undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS/TR pin to GND to make sure of a proper low level. Returning from those states causes a new start-up sequence.

A voltage applied at the SS/TR pin can also be used to track a controller voltage. The output voltage follows this voltage in both directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. An external voltage applied on SS/TR is internally clamped to the feedback voltage (0.6V). TI recommends to set the final value of the external voltage on SS/TR to be slightly above 0.6V to make sure the device operates with the internal reference voltage when the power-up sequencing is finished. See [节 9.3.1](#).

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

The TPSM8281x are synchronous step-down converter power modules. The required power inductor is integrated inside the TPSM8281x. The inductor is shielded and has an inductance of 470 nH with approximately a $\pm 20\%$ tolerance. The TPSM82810 and TPSM82813 are pin-to-pin and BOM-to-BOM compatible, differing only in the rated output current.

9.2 Typical Application




图 9-1. Typical Application Schematic

9.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

9.2.2 Detailed Design Procedure

9.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM8281x device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.2.2 Programming the Output Voltage

The output voltage of the TPSM8281x is adjustable. Choose resistors R1 and R2 to set the output voltage within a range of 0.6V to 5.5V according to [Equation 10](#). To keep the feedback (FB) net robust from noise, set R2 equal to or lower than 100k Ω to have at least 6 μ A of current in the voltage divider. Lower values of FB resistors achieve better noise immunity, and lower light load efficiency, as explained in the [Design Considerations for a Resistive Feedback Divider in a DC/DC Converter](#) analog design journal.

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) = R2 \times \left(\frac{V_{OUT}}{0.6V} - 1 \right) \quad (10)$$

9.2.2.3 Feedforward capacitor

A feedforward capacitor (C_{FF}) is recommended in parallel with R₁ in order to improve the transient response. Regardless of the FB resistor values, the C_{FF} value must always be 10pF.

9.2.2.4 Input Capacitor

For most applications, a 22 μ F nominal ceramic capacitor is recommended. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A X7R or X7T multilayer ceramic capacitor (MLCC) is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins. For applications with ambient temperatures below 85°C, a capacitor with X5R dielectric can be used. Ceramic capacitors have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering the package size and voltage rating. The minimum required input capacitance is 5 μ F.

9.2.2.5 Output Capacitor

The architecture of the TPSM8281x allows the use of ceramic output capacitors which have low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep the low resistance up to high frequencies and to get a narrow capacitance variation with temperature, it is recommended to use an X7R or X7T dielectric. At temperatures below 85°C, an X5R dielectric can be used.

Using a higher capacitance value has advantages like smaller voltage ripple and a tighter DC output accuracy in power save mode. By changing the device compensation with a resistor from COMP/FSET to GND, the device can be compensated in three steps based on the minimum capacitance used on the output. The maximum capacitance is 470 μ F in any of the compensation settings. The minimum capacitance required on the output depends on the compensation setting and output voltage as shown in [表 8-1](#). For output voltages below 1V, the minimum required capacitance increases linearly from 32 μ F at 1V to 53 μ F at 0.6V with the compensation setting for smallest output capacitance. Other compensation settings scale the same. Ceramic capacitors have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering the package size and voltage rating.

9.2.3 Application Curves

$T_A = 25^\circ\text{C}$, $V_{IN} = 5\text{V}$, $V_{OUT} = 1.8\text{V}$, 1.8MHz, PWM mode, BOM = 表 7-1 unless otherwise noted.




图 9-2. Efficiency versus Output Current




图 9-3. Efficiency versus Output Current




图 9-4. Efficiency versus Output Current




图 9-5. Efficiency versus Output Current




图 9-6. Efficiency versus Output Current




图 9-7. Efficiency versus Output Current




图 9-8. Efficiency versus Output Current




图 9-9. Efficiency versus Output Current




图 9-10. Efficiency versus Output Current




图 9-11. Efficiency versus Output Current




图 9-12. Efficiency versus Output Current




图 9-13. Efficiency versus Output Current




图 9-14. Efficiency versus Output Current




图 9-15. Efficiency versus Output Current




图 9-16. Efficiency versus Output Current




图 9-17. Efficiency versus Output Current




图 9-18. Output Voltage versus Output Current




图 9-19. Output Voltage versus Output Current




图 9-20. Output Voltage versus Output Current




图 9-21. Output Voltage versus Output Current




图 9-22. Output Voltage versus Output Current




图 9-23. Load Transient Response




图 9-24. Load Transient Response






图 9-25. Output and Input Voltage Ripple




$V_{OUT} = 1.8V$ PFM $T_A = 25^\circ C$
 $I_{OUT} = 0A$ $V_{IN} = 5.0V$ BW = 20MHz

图 9-26. Output and Input Voltage Ripple



$V_{OUT} = 1.8V$ PWM $T_A = 25^\circ C$
 $I_{OUT} = 4A$ $V_{IN} = 5V$ $C_{SS} = 4.7nF$

图 9-27. Start-Up Timing



$V_{OUT} = 1.8V$ PFM $T_A = 25^\circ C$
 $I_{OUT} = 0A$ $V_{IN} = 5V$ $C_{SS} = 4.7nF$

图 9-28. Start-Up Timing

9.3 System Examples

9.3.1 Voltage Tracking

The SS/TR pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in Figure 10-21. From 0V to 0.6V, the internal reference voltage to the internal error amplifier follows the SS/TR pin voltage. When the SS/TR pin voltage is above 0.6V, the voltage tracking is disabled and the FB pin voltage is regulated at 0.6V. The device achieves ratiometric or coincidental (simultaneous) output tracking, as shown in Figure 10-22.

The R2 value must be set properly to achieve accurate voltage tracking by taking the 2.5 μA charging current into account. 1k Ω or smaller is a sufficient value for R2. For decreasing SS/TR pin voltage, the device does not sink current from the output when the device is in PFM mode. The resulting decrease of the output voltage can be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is $V_{IN} + 0.3V$.




图 9-29. Schematic for Output Voltage Tracking




图 9-30. Output Voltage Tracking

9.3.2 Synchronizing to an External Clock

The TPSM8281x can be synchronized by applying a clock on the MODE/SYNC pin. There is no need for any additional circuitry. See Figure 10-23. The clock can be applied, changed, and removed during operation. The value of the R_{CF} resistor is recommended to be chosen such that the internally defined frequency and the externally-applied frequency are close to each other to have a fast settling time to the external clock. Synchronizing to a clock is not possible, if the COMP/FSET pin is connected to Vin or GND. Figure 10-24 and Figure 10-25 show the external clock being applied and removed. When an external clock is applied, the device operates in PWM mode.






图 9-31. Frequency Synchronization



9.4 Power Supply Recommendations

The TPSM8281x device family has no special requirements for the input power supply. The output current of the input power supply needs to be rated according to the supply voltage, output voltage, and output current of the TPSM8281x.

9.5 Layout

9.5.1 Layout Guidelines

A proper layout is critical for the operation of any switched mode power supply, especially at high switching frequencies. Therefore, the PCB layout of the TPSM8281x demands careful attention to ensure best performance. A poor layout can lead to issues like bad line and load regulation, instability, increased EMI radiation, and noise sensitivity. Refer to the [Five Steps to a Great PCB Layout for a Step-Down Converter](#) analog design journal for a detailed discussion of general best practices. Specific recommendations for the device are listed below.

- The input capacitor must be placed as close as possible to the VIN and GND pins of the device. This is the most critical component placement. Route the input capacitor directly to the VIN and GND pins avoiding vias.
- Place the output capacitor ground close to the VOUT and GND pins and route it directly avoiding vias.
- Place the FB resistors, R1 and R2, and the feedforward capacitor C_{FF} close to the FB pin and place C_{SS} close to the SS/TR pin to minimize noise pickup.
- Place the R_{CF} resistor close to the COMP/FSET pin to minimize the parasitic capacitance.
- The recommended layout is implemented on the EVM and shown in the [TPSM82810EVM-089 Evaluation Module User's Guide](#) and in [Section 12.2](#).
- The recommended land pattern for the TPSM8281x is shown at the end of this data sheet. For best manufacturing results, it is important to create the pads as solder mask defined (SMD), when some pins (such as VIN, VOUT, and GND) are connected to large copper planes. Using SMD pads keeps each pad the same size and avoids solder pulling the device during reflow.

9.5.2 Layout Example




图 9-34. Example Layout SIL Package




图 9-35. Example Layout VCA Package

9.5.2.1 Thermal Consideration

The TPSM8281x module temperature must be kept less than the maximum rating of 125°C. The following are three basic approaches for enhancing thermal performance:

- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the component to the PCB.
- Introduce airflow into the system.

To estimate the approximate module temperature of the TPSM8281x, apply the typical efficiency stated in this data sheet to the desired application condition to compute the power dissipation of the module. Then, calculate the module temperature rise by multiplying the power dissipation by the thermal resistance. For more details on how to use the thermal parameters in real applications, see the application notes: [Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs](#) and [Semiconductor and IC Package Thermal Metrics](#).

The thermal values in [节 6.4](#) used the recommended land pattern, shown at the end of this data sheet, including the 18 vias as they are shown. The TPSM8281x was simulated on a PCB defined by JEDEC 51-7. The 9 vias on

the GND pins were connected to copper on other PCB layers, while the remaining 9 vias were not connected to other layers.

10 Device and Documentation Support

10.1 Device Support

10.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

10.1.2 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM8281x device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TPSM82810EVM-089 Evaluation Module](#) user's guide
- Texas Instruments, [Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs](#) application note
- Texas Instruments, [Five Steps to a Great PCB Layout for a Step-Down Converter](#) analog design journal
- Texas Instruments, [Design Considerations for a Resistive Feedback Divider in a DC/DC Converter](#) analog design journal
- Texas Instruments, [Achieving a Clean Start-up by Using a DC/DC Converter with a Precise Enable-pin Threshold](#) analog design journal

10.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

10.4 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

10.5 Trademarks

MagPack™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

10.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

11 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (December 2020) to Revision B (July 2024)	Page
• 向数据表添加了 TPSM82811 和 TPSM82812.....	1
• 向数据表添加了 VCA 封装选项.....	1
• Updated the <i>ESD Ratings</i> table to show CDM testing was per JS-002.....	5

Changes from Revision * (September 2019) to Revision A (December 2020)	Page
• 将器件状态从“预告信息”更改为“量产数据”.....	1
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1

12 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

EXAMPLE BOARD LAYOUT

VCA0013A

QFN-FCMOD - 2 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271)

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPSM82810SILR	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	FG	Samples
TPSM82810SSILR	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	GC	Samples
TPSM82813PVCAR	ACTIVE	QFN-FCMOD	VCA	13	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	3HAI	Samples
TPSM82813SILR	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	GD	Samples
TPSM82813SSILR	ACTIVE	uSiP	SIL	14	3000	RoHS & Green	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	HF	Samples
XPSM82813PVCAR	ACTIVE	QFN-FCMOD	VCA	13	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM82813PVCAR	QFN-FCMOD	VCA	13	3000	330.0	12.4	3.3	2.8	2.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM82813PVCAR	QFN-FCMOD	VCA	13	3000	367.0	367.0	35.0




VCA0013A

PACKAGE OUTLINE

QFN-FCMOD - 2 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


VCA0013A

QFN-FCMOD - 2 mm max height


PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



NON SOLDER MASK
DEFINED



SOLDER MASK DEFINED
PINS 1, 2, 6, 8, 12 & 13

4230172/C 03/2024

NOTES: (continued)


3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271)

EXAMPLE STENCIL DESIGN

VCA0013A

QFN-FCMOD - 2 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 25X

4230172/C 03/2024

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




PACKAGE OUTLINE

SIL0014B

uSIP™ - 2.4 mm max height

MICRO SYSTEM IN PACKAGE



4225112/E 11/2020

MicroSiP is a trademark of Texas Instruments

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pick and place nozzle \varnothing 1.3 mm or smaller recommended.
4. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

SIL0014B

uSIP™ - 2.4 mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

5. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司