

# uA9638C 双路高速差分线路驱动器

## 1 特性

- 符合或超出 ANSI 标准 EIA/TIA-422-B
- 由单个 5V 电源供电
- 驱动低至  $50\Omega$  负载，高达 15Mbps
- TTL 和 CMOS 输入兼容性
- 输出短路保护
- 可与 DS9638 互换

## 2 应用

- 工厂自动化
- ATM 和点钞机
- 智能电网
- 交流和伺服 电机驱动器

## 3 说明

uA9638 是一款双路高速差分线路驱动器，可满足 ANSI 标准 EIA/TIA-422-B 的要求。输入是 TTL 和 CMOS 兼容型输入，并且具有输入钳位二极管。肖特基(Schottky)钳位二极管晶体管用于大大减少传播延迟时间。该器件由单个 5V 电源供电并采用 8 引脚封装。

uA9638 提供高速驱动低阻抗负载所需的电流。在设计正确的系统中，通常搭配使用双绞线电缆和差分接收器，基带数据速率传输可高达甚至超过 15Mbps。uA9637A 双路线路接收器通常用作接收器。要在同样的引脚配置下获得更快的开关速度，请参阅 SN75ALS191。



uA9638 的工作温度范围是 0°C 至 70°C。

### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
uA9638	SOIC ( D , 8 )	4.9mm × 6mm
	PDIP ( P , 8 )	9.81mm × 9.43mm

(1) 有关更多信息，请参阅 [节 10](#)。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



<sup>†</sup> 此符号符合 ANSI/IEEE 标准 91-1984 和 IEC 出版物 617-12。



本资源的原文使用英文撰写。为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。为确认准确性，请务必访问 [ti.com](http://ti.com) 参考最新的英文版本（控制文档）。

## Table of Contents

<b>1 特性</b> .....	<b>1</b>	<b>6 Parameter Measurement Information</b> .....	<b>6</b>
<b>2 应用</b> .....	<b>1</b>	<b>7 Device Functional Modes</b> .....	<b>7</b>
<b>3 说明</b> .....	<b>1</b>	<b>8 Device and Documentation Support</b> .....	<b>8</b>
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	8.1 支持资源.....	<b>8</b>
<b>5 Specifications</b> .....	<b>4</b>	8.2 商标.....	<b>8</b>
5.1 Absolute Maximum Ratings.....	<b>4</b>	8.3 静电放电警告.....	<b>8</b>
5.2 Dissipation Rating Table.....	<b>4</b>	8.4 术语表.....	<b>8</b>
5.3 Recommended Operating Conditions.....	<b>4</b>		
5.4 Thermal Information.....	<b>4</b>		
5.5 Electrical Characteristics.....	<b>5</b>		
5.6 Switching Characteristics.....	<b>5</b>		
		<b>9 Revision History</b> .....	<b>8</b>
		<b>10 Mechanical, Packaging, and Orderable</b>	
		<b>Information</b> .....	<b>8</b>

## 4 Pin Configuration and Functions




图 4-1. D (SOIC) or P (PDIP) Package  
(Top View)

表 4-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
V <sub>CC</sub>	1	P	5V Supply Positive Terminal Connection
1A	2	I	Single Ended Data Input for Channel 1
2A	3	I	Single Ended Data Input for Channel 2
GND	4	GND	Device Ground
2Z	5	O	Inverting Output of Differential Driver for Channel 2
2Y	6	O	Non-Inverting Output of Differential Driver for Channel 2
1Z	7	O	Inverting Output of Differential Driver for Channel 1
1Y	8	O	Non-Inverting Output of Differential Driver for Channel 1

(1) Signal Types: I = Input, O = Output, I/O = Input or Output, P = Power, GND = GND.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5	7	V
V <sub>I</sub>	Input voltage range	-0.5	7	V
	Continuous total power dissipation	See Dissipation Rating Table		
T <sub>A</sub>	Operating free-air temperature range	0	70	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C
	Lead temperature 1,6 mm (1/16 inch) from 10 seconds		260	°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: Voltage values except differential output voltages are with respect to network GND.

### 5.2 Dissipation Rating Table

PACKAGE	T <sub>A</sub> = 25 °C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70 °C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
P	1000 mW	8.0 mW/°C	640 mW

### 5.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>		2		V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, I <sub>OH</sub>			-50	mA
Low-level output current, I <sub>OL</sub>			50	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		D (SOIC)	P (PDIP)	UNIT
		8-Pins		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	116.7	84.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.3	65.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	63.4	62.1	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.8	31.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	62.6	60.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

## 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 4.75V,	I <sub>I</sub> = -18mA		-1		-1.2	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 4.75V,	V <sub>IH</sub> = 2V,	I <sub>OH</sub> = -10mA	2.5	3.5		V
		V <sub>IL</sub> = 0.8V		I <sub>OH</sub> = -40mA	2			
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 40mA	V <sub>IH</sub> = 2V,	V <sub>IL</sub> = 0.8V,			0.5	V
V <sub>OD1</sub>	Magnitude of differential output voltage	V <sub>CC</sub> = 5.25V,	I <sub>O</sub> = 0				2V <sub>OD2</sub>	V
V <sub>OD2</sub>	Magnitude of differential output voltage	V <sub>CC</sub> = 4.75V to 5.25V, See <a href="#">图 6-1</a>			2			V
Δ  V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>(2)</sup>				±0.4			V
V <sub>OC</sub>	Common-mode output voltage <sup>(3)</sup>				R <sub>L</sub> = 100 Ω		3	V
Δ  V <sub>oc</sub>	Change in magnitude of common-mode output voltage <sup>(2)</sup>						±0.4	V
I <sub>O</sub>	Output current with power off	V <sub>CC</sub> = 0	V <sub>O</sub> = 6V		0.1		100	μ A
			V <sub>O</sub> = -0.25V		-0.1		-100	
			V <sub>O</sub> = -0.25V to 6V				±100	
I <sub>I</sub>	Input current	V <sub>CC</sub> = 5.25V,	V <sub>I</sub> = 5.5V				50	μ A
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = 5.25V,	V <sub>I</sub> = 2.7V				25	μ A
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = 5.25V,	V <sub>I</sub> = 0.5V				-200	μ A
I <sub>OS</sub>	Short-circuit output current <sup>(4)</sup>	V <sub>CC</sub> = 5.25V,	V <sub>O</sub> = 0		-50		-150	mA
I <sub>CC</sub>	Supply current (both drivers)	V <sub>CC</sub> = 5.25V,	No load,	All inputs at 0V	45		65	mA

(1) All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

(2) Δ |V<sub>OD</sub>| and Δ |V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level or vice versa.

(3) In Standard EIA-422-A, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

(4) Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.

## 5.6 Switching Characteristics

V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
t <sub>d(OD)</sub>	Differential output delay time	C <sub>L</sub> = 15pF,	R <sub>L</sub> = 100	See <a href="#">图 6-2</a>	10	20		ns
t <sub>t(OD)</sub>	Differential output transition time				10	20		ns
t <sub>sk(o)</sub>	Output skew	See <a href="#">图 6-2</a>						1

## 6 Parameter Measurement Information






图 6-1. Differential and Common-Mode Output Voltages



TEST CIRCUIT

- A. The input pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , PRR  $\leq 500\text{kHz}$ ,  $t_w = 100\text{ns}$ ,  $t_r = \leq 5\text{ns}$ .
- B.  $C_L$  includes probe and jig capacitance.



VOLTAGE WAVEFORMS

图 6-2. Test Circuit and Voltage Waveforms

## 7 Device Functional Modes




图 7-1. Schematics of Inputs and Outputs

## 8 Device and Documentation Support

### 8.1 支持资源

[TI E2E™ 中文支持论坛](#)是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[使用条款](#)。

### 8.2 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 8.3 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 8.4 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (April 1994) to Revision D (March 2024)	Page
• 更改了整个文档中的表格、图和交叉参考的编号格式.....	1

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UA9638CD	OBsolete	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	9638C	
UA9638CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	9638C	Samples
UA9638CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	9638C	Samples
UA9638CP	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UA9638CP	Samples
UA9638CPE4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UA9638CP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA9638CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA9638CDR	SOIC	D	8	2500	340.5	338.1	20.6

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
UA9638CD	D	SOIC	8	75	507	8	3940	4.32
UA9638CDE4	D	SOIC	8	75	507	8	3940	4.32
UA9638CP	P	PDIP	8	50	506	13.97	11230	4.32
UA9638CPE4	P	PDIP	8	50	506	13.97	11230	4.32


D0008A



# PACKAGE OUTLINE

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Falls within JEDEC MS-001 variation BA.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, 德州仪器 (TI) 公司