# **WEBENCH®** Clock Architect


**Design And Simulate Clock Circuits And Complex Clocking Trees** 



1

## **Clocks are Everywhere**

### If a system has....





# **General Purpose Clocking Application**


Industrial & Consumer Crystal & Oscillator Replacement

### Crystals + Oscillators

Crystals: 4

Oscillator: 2


**Clock: None** 



3

# **General Purpose Clocking Application**


Industrial & Consumer Crystal & Oscillator Replacement




## **Performance Clocking Applications** Wireless/Wired/Optical Comms, Networking, and Test & Measurement

**Wireless RRU** 


**Test & Measurement** 






#### **Wired/Optical Communications**


Networking







## **Overview of WEBENCH® Clock Architect**





## **Tool Capabilities**

## Industry's first Clock & Timing tool that does it all

- Recommends a system clock tree solution with one or more parts
- Allows users to customize PLL Loop Filter Design
- Simulates phase noise, spurs, and lock time
- Cascades noise from a device upstream in the clock tree solution to a downstream device

Provides quick and hassle-free experience for a user looking for an optimized clock tree solution. Output clock phase noise simulations match real silicon performance




## **New Features**

- Custom Phase Noise Profile for XOs, VCOs, and VCXOs
- Part Filters
- Spurs & Lock Time
- Share Design
- Advanced Loop Filter Configuration
- Active Filters



## **Accessing from TI.com Launch Panel**



### **Accessing from Product Folder**

roducts Applicati	ons & designs	Tools & software	Support & trainin	ng Sample & b	uy Abou	ıt TI	History	🛒 Cart	🌐 English	🗇 тут
ly products				M	y technical	documents		My sea	rches	
🖈 🛛 × LM2678: Datasheet   Compare   Get Sample   Buy Now				No	No documents in your history $   \star                $					
* × TPS62233: Data	asheet   Compare	Get Sample   Get EVN	1   Buy Now					× *	TPS548D22	
		- I	nterested in Active Po	wer Management? 1	Try PMBus D	C/DC Point-of-Load >				
A Parts Antonio	2:8 Ultra	a Low Power	, Low Jitter C	lock Gener	ator				Alert me	
	🛃 2:8 Clo	ock Generator, Jit	ter Cleaner With	Fractional Div	iders (Rev	r. F)				
escription & parame	trics Technica	I documents Tools	s & software 🏾 📜 Sa	mple & buy Cor	mpare Q	uality & packaging	Support & training			
		L Disesse L Dala	ed end equipment	Companion prov	ducto					

LMK03806 - Has Higher performance, more outputs compared to CDCM6208

#### Special note

VCO frequency range: 2.39GHz to 2.55GHz (CDCM6208V1), 2.94GHz to 3.13GHz (CDCM6208V2).

#### Description

#### Features

 Superior Performance with Low Power: Low Noise Synthesizer (265 fs-rms Typical litter)

or Low Noise Jitter Cleaner (1.6 ps-rms Typical Jitter)

- 0.5 W Typical Power Consumption

High Channel-to-Channel Isolation and Excellent PSRR

Davies Derformance Customizable Through Clavible



The CDCM6208 is a highly versatile, low jitter low power

infrastructure baseband, wireline data communication,

frequency synthesizer which can generate eight low jitter clock

swing CML, LVDS-like low-power CML, HCSL, or LVCMOS, from

one of two inputs that can feature a low frequency crystal or CML, LVPECL, LVDS, or LVCMOS signals for a variety of wireless

outputs, selectable between LVPECL-like high-swing CML, normal-

	CDCM6208	CDCM6208V1F	LMK03318	LMK03328	LMK03806
--	----------	-------------	----------	----------	----------

View more

- CDCM6208 IBIS Model (Simulation Models)
- CDCM6208V2 Evaluation Module (Evaluation Modules & Boards)
- CDCM6208V1 Evaluation Module (Evaluation Modules & Boards)
- SDI Video Aggregation Reference Design **T**Designs

View All tools and software for CDCM6208

WEBENCH® Clock Architect - CDCM6208



#### **Click to Launch Clock Architect**



## **Save Trace Data**

			Α	В	С	D	E	F	G
Phase Noise			Offset(Hz	Total	OSCin	PLL	LOOPFILTI	vco	YO
Click on the legend to turn on/off the series.	Save Chart Image	2	12000	-132.915	-143.793	-134.501	-150.93	-139.774	-159.024
	Save Chart Data	3	12924.08	-133.033	-144.409	-134.679	-150.469	-139.57	-159.024
		4	13919.33	-133.14	-145.022	-134.85	-150.027	-139.382	-159.024
-60	-	5	14991.21	-133.237	-145.631	-135.015	-149.607	-139.211	-159.024
	Total	6	16145.64	-133.324	-146.236	-135.173	-149.209	-139.058	-159.024
-80	REF	7	17388.96	-133.404	-146.837	-135.325	-148.834	-138.924	-159.024
	PLL	8	18728.03	-133.479	-147.433	-135.471	-148.482	-138.808	-159.024
·100 된	LOOPFILTER	9	20170.22	-133.549	-148.024	-135.61	-148.154	-138.711	-159.024
(H) 120	vco	10	21723.47	-133.617	-148.609	-135.744	-147.85	-138.634	-159.024
oise	CLKOUTO	11	23396.32	-133.682	-149.187	-135.872	-147.57	-138.574	-159.024
<sup>2</sup> / <sub>8</sub> -140		12	25198	-133.746	-149.758	-135.995	-147.313	-138.533	-159.024
<sup>문</sup> -160		13	27138.42	-133.811	-150.322	-136.113	-147.079	-138.509	-159.024
		14	29228.27	-133.875	-150.876	-136.225	-146.866	-138.501	-159.024
-180		15	31479.05	-133.94	-151.42	-136.332	-146.674	-138.508	-159.024
-200		16	33903.15	-134.006	-151.953	-136.435	-146.501	-138.529	-159.024
-200			36513.93	-134.073	-152.474	-136.534	-146.347	-138.562	-159.024
			39325.75	-134.14	-152.981	-136.627	-146.209	-138.606	-159.024
		19	42354.11	-134.208	-153.473	-136.717	-146.087	-138.66	-159.024
		20	45615.67	-134.276	-153.948	-136.803	-145.979	-138.721	-159.024

.


.....

.....



11


### **PDF Design Report**







- Try the WEBENCH Clock Architect tool <u>ti.com/clockarchitect</u>
- Find out more about TI clock and timing products, applications tools and support, visit <u>ti.com/clocks</u>
- Visit <u>ti.com</u>
- <u>Video</u>



Return

