Getting Best Performance From Your GSPS and RF Sampling ADC Designs

Jim Brinkhurst (Product Applications, High Speed Converters)



Detailed agenda

- Matching Networks for GSPS and RF Sampling ADC inputs
 - Characteristics of GSPS and RF Sampling ADC inputs
 - Types of matching networks
 - Methods to determine the appropriate matching network
 - High frequency board design guidelines
 - Verification
- Clocking Requirements for GSPS and RF Sampling ADCs
 - Impacts of phase noise/jitter on ADC performance
 - Sources of phase noise/jitter
 - Basic clock selection criteria
 - Methods to minimize phase noise/jitter



MATCHING NETWORKS FOR GSPS AND RF SAMPLING ADC INPUTS



GSPS ADC inputs – ADC12DXX00RF





GSPS ADC inputs – ADC12J4000





RF Sampling ADC inputs – ADC32RF45





What is impedance matching?

- Signal sources will have a specific output impedance
- Loads or receivers will have a corresponding input impedance
- Systems have matched impedance when source and load impedances are the same





ADC input impedance – Smith Chart

- Smith Chart Complex Impedance
- Example has significant impedance change at higher frequencies





ADC input impedance – S-parameters

- S11 Input return loss
- This example has better high frequency performance



Why is impedance matching important?

- Optimum (most efficient) power transfer occurs when source and load impedances are matched
- For pure resistance this means $R_S = R_L$
- For complex impedance this means the load is the complex conjugate of the source impedance, or: $Z_L = Z_S^*$
- For complex conjugates the real portions are equal, and the complex portions are equal in magnitude and opposite in sign:





Impedance matching

- Source and load devices will have impedances that are fixed by design
- The impedance matching exercise involves designing a network which, in combination with the existing load impedance, provides a matching load to the source





Types of matching networks

- 1. LC Pi
- 2. LC Tee
- 3. TRL 1/4 Wave
- 4. TRL Single/Double Stub
- 5. LC Bandpass
- 6. LC Pseudo Lowpass
- 7. TRL Pseudo Lowpass
- 8. TRL Stepped Impedance
- 9. Custom Network

- 1-4 for narrow bandwidths
- 5-8 for wideband matching



Determining the appropriate matching network

- Software modeling
 - Keysight EEsof Genesys
 - <u>http://edadocs.software.keysight.com/display/genesys2009/Match</u>
 - <u>http://www.keysight.com/main/eventDetail.jspx?cc=US&lc=eng&ckey=2589956&nid=-33396.0.00&id=2589956</u>
 - <u>http://www.keysight.com/main/redirector.jspx?ckey=2655545&nid=-</u> 33396.0.00&action=ref&lc=eng&cname=AGILENT_EDITORIAL&cc=US
 - Mathworks
 - Antenna <u>https://www.mathworks.com/help/rf/examples/designing-broadband-matching-networks-part-1-antenna.html?s_tid=srchtitle</u>
 - Amplifier <u>https://www.mathworks.com/help/rf/examples/designing-broadband-matching-networks-part-2-amplifier.html?s_tid=srchtitle</u>



PCB LAYOUT BEST PRACTICES



19

Impedance controlled routing – best practices

- Differential Pairs 100 ohm
- Single Ended 50 ohm
- Minimize discontinuities in differential and SE impedance
- Minimize other signal impairments
- High frequency signal paths (ADC inputs, DAC outputs)
- High speed data links (LVDS, JESD204B, PCIe, etc.)



Differential pairs – stripline coupling

- E1 Tightly Coupled Coupling between P and N is key to 100 ohm differential impedance. Serpentines in P or N for length matching alter differential impedance and cause a discontinuity
- A Loosely Coupled Reduced coupling between P and N means impedance is more like two 50 ohm traces than a 100 ohm differential pair. Serpentines in one trace for length matching have small effect on diff impedance





Differential pairs - spacing

- E1 Tight pair to pair spacing causes increased crosstalk
- A Wide pair to pair spacing minimizes crosstalk





Ground plane details – component pads

- Add cutouts under component pads to maintain 50 ohm SE impedance at those locations
 - IC pads
 - Connector pads (SMA, etc.)





Component Pads – No ground voids





Component Pads – With ground voids





Ground plane details – ground voids

- Ensure good continuous ground plane under high speed traces
- Move or eliminate signal or ground vias near high speed traces to keep related ground voids away







Minimizing impedance discontinuities

- Corners
 - Use 45 or smooth curves for high frequency signals
- Layer changes vias
 - Minimize stubs
 - Provide adjacent GND tie vias
 - Adequate GND pullback from signal vias



Corners

- For high frequency signals avoid 90 degree corners
- Use 45 degree (up to a 1-2 GHz) or radiused curves (above 2 GHz)





Layer change vias – avoid stubs

- Good Via top (L1) to bottom (L12) has no stubs
- Bad Via from top to L3 has large via extending to bottom of multi-layer board
 - Avoid this, or if absolutely necessary then back drilling, blind or buried vias can be used



Layer change vias – ground-tie reference vias

- Signal transitions from L1 to L12
- L1 signal is referenced to GND on L2, L12 signal is referenced to L11
- Image current in reference planes needs a low impedance path
- L2 and L11 ground planes must be tied together near where the signal via is located





PCB stackup – dielectrics and weaves

- Select low loss high frequency substrates for high frequency trace needs
 - Rogers 4350B
 - Panasonic Megtron 6
 - Use high frequency materials only on needed layers to reduce cost

Material Group	Vendor Specific	FR4 Relative Cost Factor
170 Tg FR4 (Baseline)	Nelco 4000-6	1
High Tg / Reliability-Filled	Isola 370HR	1.1
High Speed / Low Loss	Isola FR408	1.8
High Speed / Low Loss	Nelco 4000-13 EP	2.1
High Speed / Very Low Loss	Nelco 4000-13 EP SI	3.2
High Frequency	Arlon 85N	4
High Frequency	IS680-3.45	4.2
High Frequency	Megtron 6	5
High Frequency	Rogers 4350B	5.6



PCB stackup – dielectrics and weaves

- Use high frequency materials only on needed layers to reduce cost
- User tighter or flattened glass fiber weave for critical traces/layers
- Dielectric constant is more uniform

Figure 3. Different Styles of Fiberglass Weaves





Post-layout simulation

- Modeling of TX, circuit board channel and RX
- Common tools are ADS, HFSS
- Modeled parameters
 - Return loss reflection of transmitted signal as a function of frequency
 - Insertion loss attenuation of transmitted signal as a function of frequency
 - TDR reflection of transmitted pulse, gives indication of impedance discontinuities along the channel



Return loss





Insertion loss





TDR





Verification - measurements

- Use test equipment to measure eye quality
 - Need good connector or probe access to signals





Verification - measurements

- Eye diagram analysis
 - Send adequately random data on link (PRBSxx)
 - Use eye-scan feature of data receiver to reconstruct RX eye



Verification – optimize, update measurements

- Optional Compensate for channel impairments
 - Use TX de-emphasis or pre-emphasis
 - Use RX equalization
 - Second plot below shows results with increased TX pre-emphasis





CLOCKING REQUIREMENTS FOR GSPS AND RF SAMPLING ADCS



ADC general clocking requirements

- Amplitude Requirements for CLK+/-
 - 0.4 to 2.0 Vpeak-to-peak differential (equivalent to 0.2V to 1.0V $V_{\text{ID}})$
- Jitter Requirements
 - Jitter must be low enough to not limit SNR performance of ADC at desired input frequency
 - See standard relationship between jitter and ENOB in AN-1791

 $T_{j(rms)} = (V_{IN(p-p)} / V_{INFSR}) * (1/(2^{(N+1)} * \pi * f_{in}))$

- Total jitter is RMS sum of ADC inherent aperture jitter and clock jitter
- Clean PLL/VCO based sources recommended
 - LMX2582, LMX2594, LMK048xx, etc.
- Lab sources, issues and mitigation
 - Good quality RF generators are low jitter but relatively high in harmonics
 - Harmonics should be attenuated with a bandpass or lowpass filter

41

Impacts of jitter on ADC performance





Clock source selection

- Minimize jitter (phase noise) at clock source
 - Choose appropriate clock source
 - Use https://webench.ti.com, optimize for best jitter

	🕼 WERK/HB Designer (Heines Date Thu April 08:112 201, 212401 bytes) - Macille Flerbac					
	No. (a) http://webwoh.5.com/webwoh/Spower/Webwoh/Spower/Webwoh/Spower/Webwoh/Spower/Webwoh/Spower/Webwoh/Spower/Webwoh/Spower/Webwoh/Spower/Webwoh/Spower/Webwoh/Spower/Spow					
	A TEXAS INSTRUMENTS WE	l® Designer	Search For			
	My Designs Projects	Controls 日本語 資休中	文 「繁慶中文」한국대 Русский Язык Português Deutsch Welcome Guest • 🙆			
	L L					
	NEW CLOCK ARCHITECT					
	Power LED LED Architect Power Architect FPGAyP HotSwap Simple Switcher	cks Load Switch Interface DDR Power Sequencers Battery Chargers Amplifier	s Motor Drivers			
n n	Name Freq (MHz) Format Count	320	VCO Sinewave			
	fixed0 2200 Any 1 Remove					
Text						
mem memory reg	Tunable Output Frequencies Add	Tanabe Output Frequencies Add -				
	Name Minimum Freque Maximum Freque Spacing Frequency Format Count	Solution	on List			
Image: marging		Create Sim Rank Cost(1ku) Area (mm*) Current (mA) Jitte	er (fs. Devices			
Image: set density of set density o		Open Design Yes 4 \$9.00 36 270	50 LMX2582			
A money		Open Cention Tes 6 312.00 30 270	50 LMA2592			
Note: Note: <th< td=""><td>Automatically generate input frequencies for each solution.</td><td>Open Design Tes 1 36.00 20 1.00</td><td>250 1.00224124020</td></th<>	Automatically generate input frequencies for each solution.	Open Design Tes 1 36.00 20 1.00	250 1.00224124020			
Image Image <th< td=""><td>Input Frequencies Add</td><td>Open Dealon Yes 3 \$7.67 176 68.5</td><td>250 L.MX2405</td></th<>	Input Frequencies Add	Open Dealon Yes 3 \$7.67 176 68.5	250 L.MX2405			
non 1 mone non 1 1 1 non 1 1 1 1 Non 1 1 1 1 1 1 Non 1	Name Froq (MHz) Count	Open Sesion Yes 2 \$7.00 32 178	254 LMX2581			
Image: The set of set	input0 100 f Remove					
Contrast						
Associational professional professiona profesiona professional professional professional pr	Generator Options					
Addition constructions Image: Construction of the state of the sta	Max Solutions: 10 v Max Devices: 5 v					
Attended and a second data at a conduction of a second data at a conducting data at a conduction of	Solution scroting medicences:					
stelecto process. Signed priority allow most water a most constrained on a second seco	You can use the options below to adjust how potential solutions are scored during the					
Atter: Righest provin; • Conte: Amage • Conte: Amage • Amage • Conte: Ama	selection process. Highest priority gives most weight to a particular metric, while selection Don't care will prevent that metric from affecting the solution score.					
Jtter: Highest priority Current: Annaga: * Constant: *						
Carring * Carring Carring * Carring * * Carring * Carring Carring * * Carring * * Carring Carring * * Carring * * Carring * * Carring Carring * * Carring * * Carring Carring Carring Carring <th< td=""><td>Jitter: Highest priority</td><td></td><td></td></th<>	Jitter: Highest priority					
Cost Auropa • Area Auropa •	Current:					
Area Average • • · · · · · · · · · · · · · · · · ·	Cost:					
Copyright PSO-5017 Fixes Instruments Komparative Arms and Komparati	bite Map About "Cookies" See Cur Disclamer Priv 0 Copyright 1955.20	ents Incorporated. All rights reserved.				



Methods to minimize jitter

- Ensure board routing does not add jitter to clock path
 - Keep clock signals away from other dynamic/noisy signals
 - Avoid parallel routing with digital, other clocks, signals, etc.
 - Use multi-layer board designs to maximize isolation
- Trace Routing
 - 50 single ended, 100 Ohm differential
- Minimize distortion on clock routing
 - Avoid impedance discontinuities
 - Avoid sharp angles, use 45 degree or smooth curves



Clock delivery

- Clock source output mode and termination
 - Need adequate signal amplitude and slew rate
 - Need to properly terminate to signal path
- ADC and DAC clock input termination
 - Many ADCs have 100 Ohm on-chip termination
- AC Coupling
 - ADC differential clock inputs must be AC coupled
- Single Ended to Differential Conversion
 - Some clock sources are SE and must be converted to differential[™]
 - BALUN transformer is most common way to do this
 - Active clock distribution devices can also perform this function







©Copyright 2017 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly "as-is," for informational purposes only, and without any warranty. Use of this material is subject to TI's **Terms of Use**, viewable at TI.com