

# Understanding the SAR Reference Input Model

TIPL 4504

TI Precision Labs – ADCs

Created by Luis Chioye

Presented by Cynthia Sosa

# Agenda

Reference Performance Specifications:

- Initial Accuracy, Drift, Long Term Drift, and Noise

Overview of SAR REF Drive Topologies:

- Reference standalone VS Buffered Reference

- SAR ADCs with Internal Reference Buffer

SAR REF Input Overview: The Capacitive DAC (CDAC)

**Build TINA REF Input Model for a SAR:**

- Discrete Charge Model**

- TI Device Specific Model

SAR REF Drive Circuit Design:

- Reference Bypass Capacitor

- Reference Buffer Stability and Compensation

# Important Datasheet Parameters

Example: ADS8881 18-B, 1-MSPS, Fully-Differential Input ADC

Sampling Rate = 1-MSPS

Throughput Period:  $t_{\text{cycle}} = 1\mu\text{s}$

Conversion Time:  $t_{\text{conv}} = 710\text{ns}$  (max)

Input Equivalent Circuit:  $R_{\text{SH}} / C_{\text{SH}}$




Figure 47. Input Sampling Stage Equivalent Circuit

## Important Datasheet Parameters

Example: ADS8881 18-B, 1-MSPS, Fully-Differential Input ADC

$V_{REF} = 5V$

Fully-Differential Input ADC

Full-scale Range:  $\pm V_{REF} = \pm 5V = 10V$

ADC Resolution / Least Significant Bit (LSB):

$$LSB = \frac{\pm V_{REF}}{2^N} = \frac{2 \cdot V_{REF}}{2^{18}} = 38.14 \mu V$$

$$\frac{1}{2} LSB = 19.07 \mu V$$

# Important Datasheet Parameters

Example: ADS8881 18-B, 1-MSPS, Fully-Differential Input ADC


“Average” Reference Input Current:

Not a DC Current, combination of large fast current transients !!


EXTERNAL REFERENCE INPUT					
$V_{REF}$	Input range	ADS8881C	3	5	V
		ADS8881I	2.5	5	
	Reference input current	During conversion, 1-MHz sample rate, mid-code	300		$\mu\text{A}$
	Reference leakage current		250		nA
$C_{REF}$	Decoupling capacitor at the REF input		10	22	$\mu\text{F}$

‘Average’ Reference Input Current  
at full throughput




# Estimate REFIN Capacitive Load:



↓ Simplify/Redraw as SE circuit



↓ Acquisition Phase



**NOTE:** REFIN Cmsb not always  $\frac{1}{4}$  Csh; depends on device Architecture!! This is a first order estimate.


# Conversion Period and Conversion Clock Timing

ADS8881 uses an internal conversion clock (CCLK)

Datasheet Specifies  $t_{conv}$  min

SAMPLING DYNAMICS				
$t_{conv}$	Conversion time		500	710 ns
$t_{ACQ}$	Acquisition time		290	ns
	Maximum throughput rate with or without latency			1000 kHz

Estimate internal Conversion Clock period



$$F_{sample} = 1000kHz$$

$$t_{cycle} = \frac{1}{1000kHz} = 1\mu s$$

$$t_{conv} = 500ns$$


$$t_{clk} \approx \frac{t_{conv}}{N_{BIT}} = \frac{500ns}{18} \approx 28ns$$

# TINA SPICE Equivalent Model

$t_{CNTL} = 40ns * 8 = 320ns$  (mask)  
 4-8 transients ( $1 * C_{SH}, 2 * C_{SH}$ )  
 (Only 8 transients per conv)

Conversion Clock (CCLK)  
 $t_{cclk} = 30ns$  (33.3MHz)

Resets  
 CREF to 0V





ADS8881\_REF6050\_LC\_8-2-18.TSC

$R_{SH}$

$C_{LOAD} = 1/4 C_{SH} = 13.75pF$



# TINA SPICE Equivalent Model



**Thanks for your time!**



©Copyright 2017 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly “as-is,” for informational purposes only, and without any warranty.  
Use of this material is subject to TI’s **Terms of Use**, viewable at [TI.com](http://TI.com)