


Power-up sequence for FPD-Link devices

- All FPD-Link data sheets include a recommended power-up sequence.
 - Power-up sequence ensures the circuit blocks are enabled in the expected sequence.
- TI characterizes FPD-Link devices with the data sheet defined power-up sequence:
 - This ensures proper operation.
 - Random behavior results when a device is operated beyond the data sheet spec, which can differ from device to device.



Example of possible system/device-level issues:

If the device is powered up using the incorrect power-up sequence that is not defined in the data sheet, the following issues may occur:

- Blank or flickering screen
- I²C communication issue
- Device is in incorrect mode
- Data-bit errors
- PLL locks to the incorrect frequency
- Device starts in a random state for each PDB or power cycle
- Other system/device-level issues may also occur

The system-/device-level issues stated above can lead to the following:

- May not be able to replicate on TI bench when device is powered in the correct power-up sequence.
- Can lead to unstable device behavior, which may vary from device to device.
- Can permanently damage the device.

Example of power-up sequence: DS90UB926

Table of Contents

1	Features	1	8.2	Functional Block Diagram	18
2	Applications	1	8.3	Feature Description	18
3	Description	1	8.4	Device Functional Modes	31
4	Revision History	2	8.5	Programming	35
5	Description (continued)	4	8.6	Register Maps	36
6	Pin Configuration and Functions	5	9	Application and Implementation	48
7	Specifications	8	9.1	Application Information	48
	7.1 Absolute Maximum Ratings	8	9.2	Typical Application	49
	7.2 ESD Ratings.....	8	10	Power Supply Recommendations	51
	7.3 Recommended Operating Conditions.....	8		10.1 Power Up Requirements and PDB Pin	51
	7.4 Thermal Information	9	11	Layout	52
	7.5 DC Electrical Characteristics	9		11.1 Layout Guidelines	52
	7.6 AC Electrical Characteristics.....	11		11.2 Layout Examples.....	54
	7.7 DC and AC Serial Control Bus Characteristics.....	12	12	Device and Documentation Support	55
	7.8 Timing Requirements	12		12.1 Documentation Support	55
	7.9 Timing Requirements for the Serial Control Bus	13		12.2 Receiving Notification of Documentation Updates	55
	7.10 Switching Characteristics	13		12.3 Community Resources.....	55
	7.11 Timing Diagrams	14		12.4 Trademarks	55
	7.12 Typical Characteristics	17		12.5 Electrostatic Discharge Caution	55
8	Detailed Description	18		12.6 Glossary	55
	8.1 Overview	18	13	Mechanical, Packaging, and Orderable Information	55

Example of power-up sequence: DS90UB926

10.1 Power Up Requirements and PDB Pin

When VDDIO and VDD33_X are powered separately, the VDDIO supply (1.8 V or 3.3 V) must ramp 100 μ s before the other supply (VDD33_X) begins to ramp. If VDDIO is tied with VDD33_X, both supplies may ramp at the same time. The VDDs (VDD33_X and VDDIO) supply ramp must be faster than 1.5 ms with a monotonic rise. A large capacitor on the PDB pin is required to ensure PDB arrives after all the VDDs have settled to the recommended operating voltage. When PDB pin is pulled to VDDIO = 3 V to 3.6 V or VDD33_X, TI recommends using a 10-k Ω pullup and a > 10- μ F capacitor to GND to delay the PDB input signal.

All inputs must not be driven until VDD33_X and VDDIO has reached its steady-state value.





Figure 28. Power-Up Sequence of DS90UB926Q-Q1

Recommended equipment

Measurement example:

- Oscilloscope to measure the power-up sequence
- Need to probe the following signals to make sure the power-up sequence follow the data sheet power-up sequence


For the DS90UB926, the following can be checked:




Example of incorrect power sequence

- When VDDs & PDB are powered separately:
 - The VDDIO supply must ramp 100 μ s before the other supply (VDD33) begins to ramp.
 - A large capacitor on the PDB pin is required to ensure PDB arrives after all the VDDs have settled to the recommended operating voltage.
- When PDB pin is pulled to VDDIO or VDD33, TI recommends using a 10-k Ω pullup resistor and a > 10- μ F capacitor to GND to delay the PDB input signal.

Incorrect power-up sequence ❌



Data sheet power-up sequence ✅



Example of incorrect power sequence

- If VDDIO is tied with VDD33_X, both supplies may ramp at the same time:
 - The VDDs (VDD33_X and VDDIO) supply ramp must be faster than **1.5 mS** with a monotonic rise.
- In the example below, the VDDs are tied together and ramp time is **62 mS**
 - This power sequence can lead to system/device level issues because it's not defined in the data sheet

Incorrect power-up sequence ❌

