# PLL Phase Noise Figures of Merit

TI Precision Labs – Clocks and Timing

**Presented by Dean Banerjee** 

**Prepared by Liam Keese** 





## Phase lock loop (PLL) overview





## Phase lock loop (PLL) transfer functions





## **Reference oscillator noise transfer function**



Block	Transfer Function	Response	Low Frequency Response	High Frequency Response
OSC	$\frac{1}{R} \cdot \frac{G(s)}{1 + G(s) \cdot H}$	Low Pass	$20 \cdot \log(N/R)$	$20 \cdot \log(G(s)/R)$



### **TEXAS INSTRUMENTS** Ji

## **Feedback N divider noise transfer function**



Block	Transfer Function	Response	Low Frequency Response	High Free Respons
N (or R) Divider	$\frac{G(s)}{1+G(s)\cdot H}$	Low Pass	$20 \cdot \log(N)$	20 · le



### og(G(s))





## Phase det./charge pump noise transfer function



Block	Transfer Function	Response	Low Frequency Response	High Free Respons
Phase Det./ CP gain	$\frac{1}{K_{PD}} \cdot \frac{G(s)}{1 + G(s) \cdot H}$	Low Pass	$20 \cdot \log(N/K_{PD})$	20 · log(



## quency

### $(G(s)/K_{PD})$



## **VCO** noise transfer function



Block	Transfer Function	Response	Low Frequency Response	High Free Respons
VCO	$\frac{1}{1+G(s)\cdot H}$	High Pass	$-20 \cdot \log(G(s))$	1



### quency e

## **PLL closed loop noise sources**



-PLL -VCO -Reference -Total



## **PLL normalized phase noise**



- PLL flat noise FOM (PN1Hz)
  - PLL noise floor normalized to1 Hz
  - N-counter added noise = 20 log (N)
- PLL flicker noise (PN10kHz)
  - Usually dominates at offset below 1 kHz
  - PLL 1/f normalized to 1 GHz output and 10kHz offset



## **PLL noise simulation**



i <b>nd</b> ' (OSI	VCO Noise ? C) Noise	
s		
d		
s		
≥d		
	-Noise Metrics (dBo/Hz)	
	PLL FOM	-232
s	PLL Flicker	-122
	PLL Fractional	-106



## PLL phase noise shaping levers

PLL Functional Block	To minimize Noise contribution	Why?
Phase Detector/Charge Pump	Maximize charge pump gain (K <sub>PD</sub> ) (up to a certain point)	The phase of contribution 1/(K <sub>PD</sub> ) <sup>2</sup>
R-counter and N-counter divide ratios	Maximize phase detector compare frequency → this minimizes N	The noise contract R and N divectory proportional
Reference oscillator	Use highest frequency practical and use R > 1 if possible. If deciding between maximizing R and minimizing N, minimize N.	The noise contract the reference proportional

### detector noise is proportional to

ontribution of the viders is I to N<sup>2</sup>.

ontribution from ce oscillator is to (N/R)<sup>2</sup>



## To find more technical resources and search products, visit ti.com/clocks





## Quiz

- True or false: Reducing N-divider value will decrease PLL noise by 20log(N)
- True or false: The reference oscillator does not contribute to PLL in band noise
- True or false: Increasing the charge pump current setting will reduce PLL noise
- True or false: The VCO tuning constant  $K_{VCO}$  only has an effect on noise outside of the PLL loop bandwidth



## Quiz

- True or false: Reducing N-divider value will decrease PLL noise by 20log(N)
- True or false: The reference oscillator does not contribute to PLL in band noise
- True or false: Increasing the charge pump current setting will reduce PLL noise
- True or <u>false</u>: The VCO tuning constant  $K_{VCO}$  only has an effect on noise outside of the PLL loop bandwidth





### ©2020 Texas Instruments Incorporated. All rights reserved.

The material is provided strictly "as-is" for informational purposes only and without any warranty. Use of this material is subject to TI's **Terms of Use**, viewable at TI.com



## PLL Transient Response Quiz TI Precision Labs – Clocks and Timing

Presented by Dean Banerjee Prepared by Vibhu Vanjari





- True or False: The phase margin is the phase of the open loop transfer function when the gain of the PLL is equal to 0 dB.
- True or False: Phase margins under 30° should be avoided to enhance the stability of the PLL and minimize ringing.
- True or False: Larger bandwidths lead to shorter lock times.



## Quiz

- True or <u>False</u>: The phase margin is the phase of the open loop transfer function when the gain of the PLL is equal to 0 dB.
  - The phase margin is the distance of the phase from -180 degrees when the gain of the PLL is equal to 0 dB.
- <u>True</u> or False: Phase margins under 30° should be avoided to enhance the stability of the PLL, and minimize ringing.
  - Phase margins under 30° can lead to instability, peaking in the closed loop filter response, and ringing in the transient response.
- <u>True</u> or False: Larger bandwidths lead to shorter lock times.
  - Wider loop bandwidths allow the PLL to track changes in frequency faster.

