


Frequency Planning Part 2

TI Precision Labs – Clocks and Timing

Presented by Rob Rodrigues


Prepared by Hao Zheng

Frequency calculation quick review



VCO selection and spur mitigation

How to generate 156.25 MHz + 70 ppm from 100 MHz PFD frequency?




VCO frequency	31	×	IBS frequency
5000.35 MHz	← 32 = 4 × 8	✓	→ 350 kHz
5156.6109375 MHz	← 33 = 3 × 11	✓	→ 56.61 MHz
5312.871875 MHz	← 34 = 2 × 17	✓	→ 12.87 MHz


$$f_{\text{IBS}} = f_{\text{VCO}} \% f_{\text{PFD}}$$

Mitigate spurs (cont.)


D = 32




D = 33




Frequency calculation and PFD frequency



Setting PFD frequency



Crosstalk considerations



To find more clocks and timing technical resources and search products, visit [ti.com/clocks](https://www.ti.com/clocks)



© Copyright 2019 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly “as-is,” for informational purposes only, and without any warranty.
Use of this material is subject to TI’s **Terms of Use**, viewable at [TI.com](https://www.ti.com)

Short Quiz

1. True or False:

The Integer Boundary Spur should be as close to the carrier frequency as possible.

Short Quiz

1. True or False:

The Integer Boundary Spur should be as close to the carrier frequency as possible.

Short Quiz

2. True or False:

The PFD frequency should be as low as possible for the PLL to always work in integer mode.

Short Quiz

2. True or False:

The PFD frequency should be as low as possible for the PLL to work in integer mode.

Short Quiz

3. True or False:

Channel crosstalk is intrinsic and cannot be improved or worsened by board design.

Short Quiz

3. True or False:

Channel crosstalk is intrinsic and cannot be improved or worsened by board design.