

Technical documentation



Support & training



SBASA21A - DECEMBER 2021 - REVISED SEPTEMBER 2022

AFE8030 Octal-Channel RF Transceiver with Feedback Paths

1 Features

- Octal RF sampling 12-GSPS transmit DACs
- Octal RF sampling 4-GSPS receive ADCs
- Dual RF sampling 4-GSPS feedback ADCs
- Maximum RF signal bandwidth:
 - TX/FB: 800 MHz.
 - 1200 MHz in 4-channel mode
 - RX: 400 MHz
 - 800 MHz in 4-channel mode
- RF frequency range: up to 6GHz
- Digital Step Attenuators (DSA):
 - TX: 40-dB range, 1-dB analog and 0.125-dB digital steps
 - RX/FB: 31/25-dB range, 1-dB step
- Single or dual-band DUC/DDCs
- Dual NCO's per chain for fast frequency switching
- Supports TDD operation with fast switching between TX and RX
- Internal PLL/VCO to generate DAC/ADC clocks
- Optional external CLK at DAC or ADC rate
- SerDes data interface:
 - JESD204B and JESD204C
 - 8 SerDes transceivers up to 32.5 Gbps
 - 8b/10b and 64b/66b Encoding
 - 12-bit, 16-bit, 24-bit and 32-bit resolution
 - Subclass 1 multi-device synchronization
- Package:
 - 17-mm × 17-mm FCBGA, 0.8-mm pitch

2 Applications

- Macro remote radio unit (RRU)
- Active antenna system mMIMO (AAS)
- Small cell base station
- Distributed Antenna Systems (DAS)
- Repeater

3 Description

The AFE8030 is a high performance, wide bandwidth multi-channel transceiver, integrating eight RF sampling transmitter chains, eight RF sampling receiver chains and two separate RF front end for the auxiliary chains (feedback paths). The high dynamic range of the transmitter and receiver chains allows generating and receiving 3G, 4G and 5G signals for wireless base stations, while the wide bandwidth capability makes the AFE8030 devices suitable for multi-band 4G and 5G base stations.

Each receiver chain includes a 31-dB range DSA (Digital Step Attenuator), followed by a 4-GSPS ADC (analog-to-digital converter). Each receiver channel has analog peak power detectors and digital peak and power detectors to assist an external or internal autonomous automatic gain controller, and RF overload detectors for device reliability protection. The single or dual digital down converters (DDC) provides up to 400 MHz of combined signal BW in 8-channel mode and 800 MHz in 4-channel mode. In TDD mode, the receiver channel can be configured to dynamically switching between traffic receiver (TDD RX) and wideband feedback receiver (TDD FB), with the capability of re-using the same analog input for both purposes.

Each transmitter chain includes a single or dual digital up converters (DUCs) supporting up to 800-MHz combined signal bandwidth (1200 MHz in 4-channel mode). The output of the DUCs drives a 12-GSPS DAC (digital to analog converter) with a mixed mode output option to enhance 2nd Nyquist operation. The DAC output includes a variable gain amplifier (TX DSA) with 40-dB range and 1-dB analog and 0.125dB digital steps.

The feedback path includes a 25-dB range DSA driving a 4-GSPS RF sampling ADC, followed by a single wide or dual narrow DDCs with up to combined 800-MHz bandwidth (1200 MHz in 4-channel mode).

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TARTNOMBER	TACKAGE					
AFE8030	ABJ FCBGA (400)	17.00 mm × 17.00 mm				
	ALK FCBGA (400)	17.00 mm × 17.00 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

1TX+/-8

VDD1p2TXO

VSSTX

VDD1p8TX O vsstx o

2TX+/- 8

3TX+/-

4TX+/- 😽

SYSREF 8

REFCLK_+/-

VDD1p8PLL O

VSSPLL C

5TX+/- 🞖

6TX+/-8

7TX+/-8


8TX+/-8

TX Chain 7

TX Chain 8

VDD1p8TX O VSSTX O

VDD1p2TX O VSSTX O



4 AFE8030 Functional Block Diagram

-0 8SRX

-0 8STX

-0

SPIB

SPI GPIO

MCU

GPIOs

RF ADC

99

5RXB+/-

RF ADC

2FB+/-

RF DAC

RF DAC

RF ADC

99

6RXB+/-

RF ADC

7RXB+/-

RF ADC

8RXB+/-



Table of Contents

1 Features1	6.2 Receiving Notification of Documentation Updates4
2 Applications1	6.3 Support Resources4
3 Description1	6.4 Trademarks4
4 AFE8030 Functional Block Diagram2	6.5 Electrostatic Discharge Caution4
5 Revision History	6.6 Glossary4
6 Device and Documentation Support4	7 Mechanical, Packaging, and Orderable Information4
6.1 Device Support4	

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Added ALK (FCBGA) package to the data sheet		Page
•	Added ALK (FCBGA) package to the data sheet	1
•	Changed the Device Information table to Package Information	<mark>1</mark>



6 Device and Documentation Support

6.1 Device Support

6.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

6.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OUTLINE

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
This drawing is subject to change without notice.
Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
Primary datum C and seating plane are defined by the spherical crowns of the solder balls.






EXAMPLE BOARD LAYOUT

ABJ0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES: (continued)

5. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).






EXAMPLE STENCIL DESIGN

ABJ0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES: (continued)






PACKAGE OUTLINE

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
This drawing is subject to change without notice.
Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.

- 4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.

5. Pb-Free die bump and SnPb solder ball.






EXAMPLE BOARD LAYOUT

ALK0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES: (continued)

 Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).






EXAMPLE STENCIL DESIGN

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES: (continued)





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
AFE8030EDIABJ	ACTIVE	FCBGA	ABJ	400	90	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	AFE8030	Samples
AFE8030EDIALK	ACTIVE	FCBGA	ALK	400	90	Non-RoHS & Green	Call TI	Level-3-220C-168 HR	-40 to 85	AFE8030 SNPB	Samples
AFE8030IABJ	ACTIVE	FCBGA	ABJ	400	90	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	AFE8030	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TEXAS INSTRUMENTS

www.ti.com

TRAY



PACKAGE MATERIALS INFORMATION



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
AFE8030EDIABJ	ABJ	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE8030EDIALK	ALK	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE8030IABJ	ABJ	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2


*All dimensions are nominal



PACKAGE OUTLINE

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
- 4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
- 5. The lids are electrically floating (e.g. not tied to GND).



EXAMPLE BOARD LAYOUT

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES: (continued)


6. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).



EXAMPLE STENCIL DESIGN

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES: (continued)






PACKAGE OUTLINE

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
- 4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
- 5. Pb-Free die bump and SnPb solder ball.
- 6. The lids are electrically floating (e.g. not tied to GND).



EXAMPLE BOARD LAYOUT

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES: (continued)


7. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).



EXAMPLE STENCIL DESIGN

FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES: (continued)



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated