

CD74AC174 Hex D-type Flip-Flop with Clear

1 Features

- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply voltage
- · Contains six flip-flops with single-rail outputs
- Buffered inputs
- Speed of Bipolar F, AS, and S, with significantly reduced power consumption
- Balanced propagation delays
- ±24mA output drive current
 - Fanout to 15 F devices
- SCR-latchup-resistant CMOS process and circuit design

2 Application

- Buffer/Storage Registers
- Shift Registers

3 Description


The CD74AC174 is a positive-edge-triggered D-type flip-flop with a direct clear (\overline{CLR}) input and is designed for 1.5V to 5.5V V_{CC} operation.

Package Information

i dokuge information									
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾						
	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm						
CD74AC174	D (SOIC, 16)	9.9mm × 6mm	9.9mm × 3.9mm						
CD74AC174	N (PDIP, 16)	19.3mm × 9.4mm	19.3mm × 6.35mm						
	PW (TSSOP, 16)	5mm x 6.4mm	5mm x 4.4mm						

⁽¹⁾ For more information, see Section 11.

- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features	
2 Application 3 Description	
4 Pin Configuration and Functions	3
5 Specifications	
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	. 4
5.3 Recommended Operating Conditions	
5.4 Thermal Information	
5.5 Electrical Characteristics	
5.6 Timing Requirements, V _{CC} = 1.5 V	5
5.7 Timing Requirements, V _{CC} = 3.3 V ± 0.3 V	6
5.8 Timing Requirements, V _{CC} = 5 V ± 0.5 V	6
5.9 Switching Characteristics, V _{CC} = 1.5 V	6
5.10 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V	6
5.11 Switching Characteristics, V _{CC} = 5 V ± 0.5 V	7
5.12 Operating Characteristics	7
6 Parameter Measurement Information	<mark>8</mark>

7 Detailed Decembrica	40
7 Detailed Description	
7.1 Overview	10
7.2 Functional Block Diagram	10
7.3 Device Functional Modes	10
8 Application and Implementation	11
8.1 Power Supply Recommendations	11
8.2 Layout	11
9 Device and Documentation Support	12
9.1 Documentation Support (Analog)	12
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	12
9.4 Trademarks	12
9.5 Electrostatic Discharge Caution	12
9.6 Glossary	12
10 Revision History	. 12
11 Mechanical, Packaging, and Orderable	
Information	. 13



4 Pin Configuration and Functions

		U	16] v _{cc}
1Q [2		15] 6Q
_	3		14	6 D
2D 🛛	4		13] 5D
2Q 🛛	5		12] 5Q
3D 🛛	6		11] 4D
3Q [7		10] 4Q
GND [8		9	CLK

Figure 4-1. D, N, or PW Package; 16-Pin SOIC, PDIP, or TSSOP (Top View)




Figure 4-2. BQB Package, 16-Pin WQFN (Top View)

	PIN	ТҮРЕ	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
CLR	1	I	Clear Pin
1Q	2	0	1Q Output
1D	3	I	1D Input
2D	4	I	2D Input
2Q	5	0	2Q Output
3D	6	I	3D Input
3Q	7	0	3Q Output
GND	8	—	Ground Pin
CLK	9	I	Clock Pin
4Q	10	0	4Q Output
4D	11	I	4D Input
5Q	12	0	5Q Output
5D	13	I	5D Input
6D	14	I	6D Input
6Q	15	0	6Q Output
V _{cc}	16	Р	Power Pin

. .



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	Supply voltage range		6	V
I _{IK}	Input clamp current	$(V_{I} < 0 V \text{ or } V_{I} > V_{CC})^{(2)}$		±20	mA
I _{OK}	Output clamp current	$(V_{O} < 0 V \text{ or } V_{O} > V_{CC})^{(2)}$		±50	mA
I _O	Continuous output current	$(V_O > 0 V \text{ or } V_O < V_{CC})$		±50	mA
	Continuous current through V _{CC} or GI	Continuous current through V _{CC} or GND		±150	mA
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾

			T _A = 25	°C	–55°C to ′	125°C	–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V
		V _{CC} = 1.5 V	1.2		1.2		1.2		
VIH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		3.85		
	Low-level input voltage	V _{CC} = 1.5 V		0.3		0.3		0.3	
V _{IL}		V _{CC} = 3 V		0.9		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65		1.65	
VI	Input voltage		0	V _{CC}	0	V _{CC}	0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 4.5 V to 5.5 V		-24		-24		-24	mA
I _{OL}	Low-level output current	V _{CC} = 4.5 V to 5.5 V		24		24		24	mA
A #/ A	lanut tanan iti an sira an fall sata	V _{CC} = 1.5 V to 3 V		50		50		50	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 1.6 V to 5.5 V		20		20		20	ns/V

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	BQB (WQFN)	D (SOIC)	N (PDIP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	91.2	106.6	67	126.2	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



5.5 Electrical Characteristics

PARAMETER	TEST CONDITIONS		T _A = 25 °C		–55°C to 125°C		–40°C to 85°C		UNIT	
PARAMETER			V _{cc}	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			1.5 V	1.4		1.4		1.4		
		I _{OH} = -50 μA	3 V	2.9		2.9		2.9		
			4.5 V	4.4		4.4		4.4		
V _{OH}	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -4 mA	3 V	2.58		2.4		2.48		V
		I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8		
		I _{OH} = -50 mA ⁽¹⁾	5.5 V			3.85				
		I _{OH} = -75 mA ⁽¹⁾	5.5 V					3.85		
			1.5 V		0.1		0.1		0.1	
		I _{OL} = 50 μA	3 V		0.1		0.1		0.1	
			4.5 V		0.1		0.1		0.1	
V _{OL}	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 12 mA	3 V		0.36		0.5		0.44	V
		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44	
		I _{OL} = 50 mA ⁽¹⁾	5.5 V				1.65			
		I _{OL} = 75 mA ⁽¹⁾	5.5 V						1.65	
l _i	$V_{I} = V_{CC}$ or GND		5.5 V		±0.1		±1		±1	μA
I _{CC}	$V_I = V_{CC}$ or GND,	I _O = 0	5.5 V		8		160		80	μA
Ci					10		10		10	pF

over recommended operating free-air temperature range (unless otherwise noted)

(1) Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

5.6 Timing Requirements, V_{CC} = 1.5 V

over recommended operating free-air temperature range, V_{CC} = 1.5 V (unless otherwise noted)

			–55°C to	125°C	–40°C to 85°C		UNIT
			MIN	MAX	MIN	UNIT	
f _{clock}	Clock frequency			8		9	MHz
	Pulse duration	CLR low	50		44		ne
w		CLK high or low	65		57		ns
T _{su}	Setup time before CLK↑	Data	2		2		ns
t _h	Hold time, data after CLK ↑		38		33		ns
t _{rec}	Recovery time, before CLK ↑	CLR↑	1.5		1.5		ns



5.7 Timing Requirements, V_{CC} = 3.3 V \pm 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

			–55°C to 1	–55°C to 125°C		–40°C to 85°C	
			MIN	MAX	MAX	UNIT	
f _{clock}	Clock frequency			68		77	MHz
t Dules duret	Pulse duration	CLR low	5.6		4.9		ne
L.W.	Fuse duration	CLK high or low	7.3		6.4		ns
T _{su}	Setup time before CLK↑	Data	2		2		ns
t _h	Hold time, data after CLK \uparrow		4.2		3.7		ns
t _{rec}	Recovery time, before CLK ↑	<u>CLR</u> ↑	1.5		1.5		ns

5.8 Timing Requirements, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted)

			–55°C to 1	25°C	–40°C to	85°C	UNIT
			MIN	MAX	MIN	MAX	UNIT
f _{clock}	Clock frequency			95		108	MHz
+	Pulse duration	CLR low	4		3.5		ns
w		CLK high or low	5.2		4.6		115
t _{su}	Setup time before CLK↑	Data	2		2		ns
t _h	Hold time, data after CLK ↑		3		2.6		ns
t _{rec}	Recovery time, before CLK \uparrow	<u>CLR</u> ↑	1.5		1.5		ns

5.9 Switching Characteristics, V_{CC} = 1.5 V

over recommended operating free-air temperature range, V_{CC} = 1.5 V, C_L = 50 pF (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to	125°C	–40°C to	UNIT		
PARAMETER		10 (001901)	MIN	MAX	MIN	MAX	UNIT	
f _{max}			8		9		MHz	
t _{PLH}	CLK	Any Q		169		154	ns	
t _{PHL}		Ally Q		169		154	115	
t _{PLH}	CLR	Amy O		181		165	22	
t _{PHL}		Any Q		181		165	ns	

5.10 Switching Characteristics, V_{CC} = 3.3 V \pm 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, C_L = 50 pF (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to	125°C	–40°C to 8	UNIT	
FARAMETER		10 (001701)	MIN	MAX	MIN	MAX	ONIT
f _{max}			68		77		MHz
t _{PLH}	CLK	Any Q	4.7	18.9	4.9	17.2	ns
t _{PHL}			4.7	18.9	4.9	17.2	
t _{PLH}	CLR	Any Q	5.1	20.3	5.2	18.5	ns
t _{PHL}	OER	Ally Q	5.1	20.3	5.2	18.5	115



5.11 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V, C_L = 50 pF (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to	125°C	–40°C to 8	UNIT	
PARAMETER		10 (001901)	MIN	MAX	MIN	MAX	UNIT
f _{max}			95		108		MHz
t _{PLH}	CLK	Any O	3.4	13.5	3.5	12.3	ns
t _{PHL}	GER	Any Q	3.4	13.5	3.5	12.3	
t _{PLH}	CLR	Amu 0	3.6	14.5	3.7	13.2	ns
t _{PHL}		Any Q	3.6	14.5	3.7	13.2	

5.12 Operating Characteristics

V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TYP	UNIT
C _{pd}	Power dissipation capacitance	37	pF






Figure 6-1. Load Circuit and Voltage Waveforms



- A. C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns. Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PLH} and t_{PHL} are the same as t_{pd} .
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- I. All parameters and waveforms are not applicable to all devices.

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND




7 Detailed Description

7.1 Overview

Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

7.2 Functional Block Diagram



To Five Other Channels

Figure 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

INP	OUTPUT		
CLR	CLK	D	Q
L	Х	Х	L
Н	Ť	Н	Н
Н	Ť	L	L
Н	L	Х	Q ₀



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 5.3.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1 μ F and if there are multiple V_{CC} terminals, then TI recommends .01 μ F or .022 μ F for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.2 Layout

8.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This does not disable the input section of the IOs so they cannot float when disabled.



9 Device and Documentation Support

9.1 Documentation Support (Analog)

9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS PRODUCT FOLDER		SAMPLE & BUY TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
CD74AC174	Click here	Click here	Click here	Click here	Click here					

Table 9-1. Related Links

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (April 2024) to Revision C (October 2024)	Page
•	Added BQB and PW packages to Package Information table, Pin Configuration and Functions section,	and
	Thermal Information table	1

С	hanges from Revision A (November 2023) to Revision B (April 2024)	Page
•	Updated thermal values for D package from RθJA = 73 to 106.6, all values in °C/W	4



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
CD74AC174BQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC174	Samples
CD74AC174E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC174E	Samples
CD74AC174M	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	AC174M	
CD74AC174M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC174M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com


Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC174BQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
CD74AC174M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74AC174M96	SOIC	D	16	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
CD74AC174M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

21-Nov-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC174BQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
CD74AC174M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74AC174M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74AC174M96	SOIC	D	16	2500	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

21-Nov-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74AC174E	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC174E	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



BQB 16

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





BQB0016A

PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




BQB0016A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




BQB0016A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated