







CD54HC164, CD74HC164, CD54HCT164, CD74HCT164 SCHS155E - NOVEMBER 1998 - REVISED MAY 2024

CDx4HC164, CDx4HCT164 High-Speed CMOS Logic 8-Bit Serial-In, Parallel-Out Shift Register

1 Features

- **Buffered** inputs
- Asynchronous reset
- Typical f_{MAX} = 60MHz at V_{CC} = 5V, C_L = 15pF, $T_A = 25^{\circ}C$
- Fanout (overtemperature range)
 - Standard Outputs: 10 LSTTL loads
 - Bus driver outputs: 15 LSTTL loads
- Wide operating temp range: 55°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- HC types
 - 2V to 6V operation
 - High noise immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- **HCT** types
 - 4.5V to 5.5V operation
 - Direct LSTTL input logic compatibility, V_{II} = $0.8V (Max), V_{IH} = 2V (Min)$
 - CMOS input compatibility, I_I ≤ 1µA at V_{OL}, V_{OH}


2 Description

The 'HC164 and 'HCT164 are 8-bit, serial-in, parallelout, shift registers with asynchronous reset. Data is shifted on the positive edge of Clock (CLK). A LOW on the RESET (CLR) pin resets the shift register and all outputs go to the LOW state regardless of the input conditions. Two Serial Data inputs (A and B) are provided, either one can be used as a data enable control.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)				
CD74HC164M	SOIC (14)	8.65mm × 3.90mm				
CD74HCT164M	SOIC (14)	8.65mm × 3.90mm				
CD74HC164E	PDIP (14)	19.31mm × 6.35mm				
CD74HCT164E	PDIP (14)	19.31mm × 6.35mm				
CD54HC164F	CDIP (14)	19.55mm × 6.71mm				

For all available packages, see Section 11.



Functional Block Diagram




Table of Contents

1 Features	6.3 Device Functional Modes
2 Description1	7 Power Supply Recommendations1
3 Pin Configuration and Functions3	8 Layout10
4 Specifications4	8.1 Layout Guidelines1
4.1 Absolute Maximum Ratings4	9 Device and Documentation Support1
4.2 Recommended Operating Conditions4	9.1 Documentation Support1
4.3 Thermal Information4	9.2 Receiving Notification of Documentation Updates 1
4.4 Electrical Characteristics5	9.3 Support Resources1
4.5 Prerequisite for Switching Characteristics6	9.4 Trademarks1
4.6 Switching Characteristics7	9.5 Electrostatic Discharge Caution1
5 Parameter Measurement Information8	9.6 Glossary1
6 Detailed Description9	10 Revision History1
6.1 Overview9	11 Mechanical, Packaging, and Orderable
6.2 Functional Block Diagram9	Information1



3 Pin Configuration and Functions



J, D, and N Package 14-Pin CDIP, SOIC, and PDIP Top View

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

·	J 1 3 (,	MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	(V _I < 0 or V _I > V _{CC})		±20	mA
I _{OK}	Output clamp current ⁽²⁾	(V _O < 0 or V _O > V _{CC})		±20	mA
Io	Continuous output current	(V _O = 0 to V _{CC})		±25	mA
	Continuous current through V _C	c or GND		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 Recommended Operating Conditions

			MIN	MAX	UNIT
M	Complete and the second	HC types	2	6	
V _{CC}	Supply voltage range	HCT types	4.5	5.5	V
V _I , V _O	Input or output voltage	iput or output voltage			V
		2 V		1000	
	Input rise and fall time	4.5 V		500	ns
		6 V		400	
T _A	Temperature range		– 55	125	°C

4.3 Thermal Information

		D (SOIC)	N (PDIP)	
	THERMAL METRIC(1)	14 PINS	14 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86	80	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



4.4 Electrical Characteristics

	PARAMETER	TEST	V (\(\)		25℃		–40°C to	85℃	-55℃ to 125℃		UNIT
	PARAWEIER	CONDITIONS ⁽¹⁾	V _{cc} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
HC TY	PES										
			2	1.5			1.5		1.5		
V_{IH}	High level input voltage		4.5	3.15			3.15		3.15		V
	Volkago		6	4.2			4.2		4.2		
			2			0.5		0.5		0.5	
V_{IL}	Low level input voltage		4.5			1.35		1.35		1.35	V
	Volkago		6			1.8		1.8		1.8	
	High lavel autout	I _{OH} = – 20 μA	2	1.9			1.9		1.9		
	High level output voltage	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		
V_{OH}	voitage	I _{OH} = – 20 μA	6	5.9			5.9		5.9		V
	High level output	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		
	voltage	$I_{OH} = -5.2 \text{ mA}$	6	5.48			5.34		5.2		
	Laurianitari	I _{OL} = 20 μA	2			0.1		0.1		0.1	
	Low level output voltage	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	V
V_{OL}	voltage	I _{OL} = 20 μA	6			0.1		0.1		0.1	V
	Low level output	I _{OL} = 4 mA	4.5			0.26		0.33		0.4	
	voltage	I _{OL} = 5.2 mA	6			0.26		0.33		0.4	V
l _l	Input leakage current		6			±0.1		±1		±1	μΑ
I _{CC}	Supply current	$V_I = V_{CC}$ or GND	6			8		80		160	μΑ
нст т	YPES										
V _{IH}	High level input voltage		4.5 to 5.5	2			2		2		V
V_{IL}	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
\	High level output voltage	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		V
V _{OH}	High level output voltage	I _{OH} = – 4 μA	4.5	3.98			3.84		3.7		V
	Low level output voltage	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	
V _{OL}	Low level output voltage	I _{OL} = 4 μA	4.5			0.26		0.33		0.4	V
I _I	Input leakage current	V _I = V _{CC} or GND	5.5			±0.1		±1		±1	μA
I _{CC}	Supply current	$V_I = V_{CC}$ or GND	5.5			8		80		160	μΑ
		Date Shift-In (1,2)	4.5 to 5.5		100	108		135		147	μA
ΔI _{CC} (2) (3)	Additional supply current per input pin	CLR	4.5 to 5.5		100	324		405		441	μΑ
		CLK	4.5 to 5.5		100	252		315		343	μA

 ⁽¹⁾ V_I = V_{IH} or V_{IL}, unless otherwise noted.
 (2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

⁽³⁾ Inputs held at $V_{CC} - 2.1$.



4.5 Prerequisite for Switching Characteristics

	DADAMETED	V 00	25°C	;	– 40°C to	85°C	- 55°C to 125°C		UNIT
	PARAMETER	V _{CC} (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNII
HC TY	PES	<u>'</u>							
		2	6		5		4		MHz
f_{MAX}	Maximum clock frequency	4.5	30		24		20		MHz
		6	35		28		24		MHz
		2	60		75		90		ns
t _W	CLR pulse width	4.5	12		15		18		ns
		6	10		13		15		ns
		2	80		100		120		ns
t _w	CLK pulse width	4.5	16		20		24		ns
		6	14		17		20		ns
		2	60		75		90		ns
t _{SU}	Set-up time	4.5	12		15		18		ns
		6	10		13		15		ns
		2	4		4		4		ns
t _H	Hold time	4.5	4		4		4		ns
		6	4		4		4		ns
		2	80		100		120		ns
t _{REM}	CLR to clock, Removal time	4.5	16		20		24		ns
	1.1011.01.01.01	6	14		17		20		ns
HCT T	YPES								
f _{MAX}	Maximum clock frequency	4.5	27		22		18		MHz
t _W	CLR pulse width	6	18		23		27		ns
t _W	CLK pulse width	4.5	18		23		27		ns
t _{SU}	Set-up time	6	12		15		18		ns
t _H	Hold time	4.5	4		4		4		ns
t _{REM}	CLR to clock, Removal time	6	16		20		24		ns



4.6 Switching Characteristics

Input t_r , t_f = 6ns. C_L = 50pF unless otherwise noted

	PARAMETER	V _{cc} (V)	25°C		– 40°C to 85°C	– 55°C to 125°C	UNIT
			TYP	MAX	MAX	MAX	
HC TYPES							
		2		170	212	255	ns
t_{PLH} , t_{PHL}	CLK to Q	4.5	14 ⁽³⁾	34	43	51	ns
		6		29	36	43	ns
		2		140	175	210	ns
t _{PLH} , t _{PHL}	CLR to Q	4.5	11 ⁽³⁾	28	35	42	ns
		6		24	30	36	ns
		2		75		110	ns
t _{TLH} , t _{THL}	Output transition times	4.5		15		22	ns
		6		13		19	ns
f _{MAX}	Maximum clock frequency	5	60 ⁽³⁾				ns
C _{IN}	Input capacitance			10	10	10	pF
C _{PD}	Power dissipation capacitance ⁽¹⁾ (2)	5	47				pF
HCT TYPE	S			'			
	CLK4- O	4.5		36	45	54	ns
t _{PLH} , t _{PHL}	CLK to Q	5	15 ⁽³⁾				
	CLR to Q	4.5		38	46	57	ns
t _{PLH} , t _{PHL}	CLR to Q	5	16 ⁽³⁾				
t _{TLH} , t _{THL}	Output Transition time	4.5		15	19	22	ns
C _{IN}	Input Capacitance						pF
f _{MAX}	Maximum clock frequency		54(4)				MHz
C _{PD}	Power dissipation capacitance ⁽¹⁾ (2)	5	49	10	10	10	pF

 ⁽¹⁾ C_{PD} is used to determine the dynamic power consumption, per device.
 (2) P_D = V_{CC} ²f_i + Σ (C_L V_{CC} ² + f_O) where f_i = Input Frequency, f_O = Output Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

⁽³⁾ $C_L = 15pF. V_{CC} = 5.$ (4) $C_L = 15pF.$

5 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, $Z_O = 50\Omega$, $t_t < 6$ ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




Figure 5-1. Voltage Waveforms, Standard CMOS Inputs Pulse Duration




Figure 5-2. Voltage Waveforms, Standard CMOS Inputs Setup and Hold Times




Figure 5-3. Voltage Waveforms, TTL-Compatible CMOS Inputs Pulse Duration




Figure 5-4. Voltage Waveforms, TTL-Compatible CMOS Inputs Setup and Hold Times



6 Detailed Description

6.1 Overview

The 'HC164 and 'HCT164 are 8-bit, serial-in, parallel-out, shift registers with asynchronous reset. Data is shifted on the positive edge of Clock (CLK). A LOW on the RESET (CLR) pin resets the shift register and all outputs go to the LOW state regardless of the input conditions. Two Serial Data inputs (A and B) are provided, either one can be used as a data enable control.

6.2 Functional Block Diagram




Figure 6-1. Functional Block Diagram

6.3 Device Functional Modes

Truth Table⁽¹⁾

OPERATING		INP	UTS		OUTPUTS			
MODE	CLR CLK		Α	В	Q _A	Q _B - Q _H		
RESET (CLEAR)	L	Х	Х	Х	L	L-L		
Shift	Н	1	ı	ı	L	q _A - q _F		
	Н	1	I	h	L	q _A - q _F		
	Н	1	h	I	L	q _A - q _F		
	Н	1	h	h	Н	q _A - q _F		

(1) H = High voltage level.

h = High voltage level one set-up time prior to the low-to-high clock transition.

I = Low voltage level one set-up time prior to the low-to-high clock transition.

L = Low voltage level.

X = Don't care.

 \uparrow = Transition from low to high level.

 $\ensuremath{q_n}$ = Lower case letters indicate the state of the reference input clock transition.

7 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating, located in the *Recommended Operating Conditions*. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. TI recommends a $0.1\mu F$ capacitor for this device. Paralleling multiple bypass caps is acceptable to reject different frequencies of noise. The $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for better results.

8 Layout

8.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not be left floating. In many cases, functions of digital logic devices, or parts of functions, are unused. For example, when a triple-input AND gate only uses two inputs or the buffer gates only use three of the four buffers. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (March 2022) to Revision E (March 2024)

Page

Updated the functional block diagram image......

Changes from Revision C (August 2003) to Revision D (March 2022)

Page

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 30-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8970401CA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8970401CA CD54HCT164F3A	Samples
CD54HC164F	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC164F	Samples
CD54HC164F3A	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8416201CA CD54HC164F3A	Samples
CD54HCT164F3A	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8970401CA CD54HCT164F3A	Samples
CD74HC164E	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC164E	Samples
CD74HC164M	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	HC164M	
CD74HC164M96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC164M	Samples
CD74HC164M96G4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC164M	Samples
CD74HC164MT	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	HC164M	
CD74HCT164E	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT164E	Samples
CD74HCT164M	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	HCT164M	
CD74HCT164M96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	(HCT164, HCT164M)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 30-Jul-2024

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC164, CD54HC1164, CD74HC164, CD74HC1164:

Catalog: CD74HC164, CD74HCT164

Military: CD54HC164, CD54HCT164

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Sep-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC164M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HCT164M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HCT164M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 26-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC164M96	SOIC	D	14	2500	356.0	356.0	35.0
CD74HCT164M96	SOIC	D	14	2500	356.0	356.0	35.0
CD74HCT164M96	SOIC	D	14	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Sep-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC164E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC164E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT164E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT164E	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated