

DS90LV110T 1 to 10 LVDS Data/Clock Distributor

Check for Samples: [DS90LV110T](#)

FEATURES

- Low jitter 800 Mbps fully differential data path
- 145 ps (typ) of pk-pk jitter with PRBS = $2^{23}-1$ data pattern at 800 Mbps
- Single +3.3 V Supply
- Less than 413 mW (typ) total power dissipation
- Balanced output impedance
- Output channel-to-channel skew is 35ps (typ)
- Differential output voltage (V_{OD}) is 320mV (typ) with 100 Ω termination load.
- LVDS receiver inputs accept LVPECL signals
- Fast propagation delay of 2.8 ns (typ)
- Receiver input threshold < ± 100 mV
- 28 lead TSSOP package
- Conforms to ANSI/TIA/EIA-644 LVDS standard

DESCRIPTION


DS90LV110 is a 1 to 10 data/clock distributor utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The design allows connection of 1 input to all 10 outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential 1 to 10 signal distribution / fanout replacing multi-drop bus applications for higher speed links with improved signal quality. It can also be used for clock distribution up to 400MHz.

The DS90LV110 accepts LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.

The LVDS outputs can be put into TRI-STATE by use of the enable pin.

For more details, please refer to the [APPLICATION INFORMATION](#) section of this datasheet.

Connection Diagram



Order Number **DS90LV110TMTC**
PW0028A Package



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Block Diagram




Figure 1. Block Diagram



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾

Supply Voltage ($V_{DD}-V_{SS}$)	-0.3V to +4V
LVC MOS/LVTTL Input Voltage (EN)	-0.3V to ($V_{CC} + 0.3V$)
LVDS Receiver Input Voltage (IN+, IN-)	-0.3V to +4V
LVDS Driver Output Voltage (OUT+, OUT-)	-0.3V to +4V
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature	
(Soldering, 4 sec.)	+260°C
Maximum Package Power Dissipation at 25°C	
28 Lead TSSOP	2.115 W
Package Derating	
28 Lead TSSOP	16.9 mW/°C above +25°C
θ_{JA} (4-Layer, 2 oz. Cu, JEDEC)	
28 Lead TSSOP	59.1 °C/Watt
ESD Rating:	
(HBM, 1.5k Ω , 100pF)	> 4 kV
(EIAJ, 0 Ω , 200pF)	> 250 V

(1) "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be verified. They are not meant to imply that the device should be operated at these limits. [Electrical Characteristics](#) provides conditions for actual device operation.

Recommended Operating Conditions

	Min	Typ	Max	Units
Supply Voltage ($V_{DD} - V_{SS}$)	3.0	3.3	3.6	V
Receiver Input Voltage	0		V_{DD}	V
Operating Free Air Temperature	-40	+25	+85	°C

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Units
LVCMOS/LVTTL DC SPECIFICATIONS (EN)						
V_{IH}	High Level Input Voltage		2.0		V_{DD}	V
V_{IL}	Low Level Input Voltage		V_{SS}		0.8	V
I_{IH}	High Level Input Current	$V_{IN} = 3.6V$ or $2.0V$; $V_{DD} = 3.6V$		±7	±20	µA
I_{IL}	Low Level Input Current	$V_{IN} = 0V$ or $0.8V$; $V_{DD} = 3.6V$		±7	±20	µA
V_{CL}	Input Clamp Voltage	$I_{CL} = -18$ mA		-0.8	-1.5	V
LVDS OUTPUT DC SPECIFICATIONS (OUT1, OUT2, OUT3, OUT4, OUT5, OUT6, OUT7, OUT8, OUT9, OUT10)						
V_{OD}	Differential Output Voltage	$R_L = 100\Omega$	250	320	450	mV
		$R_L = 100\Omega$, $V_{DD} = 3.3V$, $T_A = 25^\circ C$	260	320	425	mV
ΔV_{OD}	Change in V_{OD} between Complimentary Output States				35	mV
V_{OS}	Offset Voltage ⁽²⁾		1.125	1.25	1.375	V
ΔV_{OS}	Change in V_{OS} between Complimentary Output States				35	mV
I_{OZ}	Output TRI-STATE Current	$EN = 0V$, $V_{OUT} = V_{DD}$ or GND		±1	±10	µA
I_{OFF}	Power-Off Leakage Current	$V_{DD} = 0V$; $V_{OUT} = 3.6V$ or GND		±1	±10	µA
I_{SA}, I_{SB}	Output Short Circuit Current	V_{OUT+} OR $V_{OUT-} = 0V$ or V_{DD}		12	24	mA
I_{SAB}	Both Outputs Shorted ⁽³⁾	$V_{OUT+} = V_{OUT-}$		6	12	mA
LVDS RECEIVER DC SPECIFICATIONS (IN)						
V_{TH}	Differential Input High Threshold	$V_{CM} = +0.05V$ or $+1.2V$ or $+3.25V$, $V_{DD} = 3.3V$		0	+100	mV
V_{TL}	Differential Input Low Threshold		-100	0		mV
V_{CMR}	Common Mode Voltage Range	$V_{ID} = 100mV$, $V_{DD} = 3.3V$	0.05		3.25	V
I_{IN}	Input Current	$V_{IN} = +3.0V$, $V_{DD} = 3.6V$ or $0V$		±1	±10	µA
		$V_{IN} = 0V$, $V_{DD} = 3.6V$ or $0V$		±1	±10	µA
SUPPLY CURRENT						
I_{CCD}	Total Supply Current	$R_L = 100\Omega$, $C_L = 5$ pF, 400 MHz, EN = High		125	195	mA
		No Load, 400 MHz, EN = High		80	125	mA
I_{CCZ}	TRI-STATE Supply Current	EN = Low		15	29	mA

(1) All typical are given for $V_{CC} = +3.3V$ and $T_A = +25^\circ C$, unless otherwise stated.

(2) V_{OS} is defined as $(V_{OH} + V_{OL}) / 2$.

(3) Only one output can be shorted at a time. Don't exceed the package absolute maximum rating.

AC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
T_{LHT}	Output Low-to-High Transition Time, 20% to 80%, Figure 5 ⁽¹⁾			390	550	ps
T_{HLT}	Output High-to-Low Transition Time, 80% to 20%, Figure 5 ⁽¹⁾			390	550	ps
T_{DJ}	LVDS Data Jitter, Deterministic (Peak-to-Peak) ⁽²⁾	$V_{ID} = 300\text{mV}$; PRBS= $2^{23}-1$ data; $V_{CM} = 1.2\text{V}$ at 800 Mbps (NRZ)		145		ps
T_{RJ}	LVDS Clock Jitter, Random ⁽²⁾	$V_{ID} = 300\text{mV}$; $V_{CM} = 1.2\text{V}$ at 400 MHz clock		2.8		ps
T_{PLHD}	Propagation Low to High Delay, Figure 6		2.2	2.8	3.6	ns
T_{PHLD}	Propagation High to Low Delay, Figure 6		2.2	2.8	3.6	ns
T_{SKEW}	Pulse Skew $ T_{PLHD} - T_{PHLD} $ ⁽¹⁾			20	340	ps
T_{CCS}	Output Channel-to-Channel Skew, Figure 7 ⁽¹⁾			35	91	ps
T_{PHZ}	Disable Time (Active to TRI-STATE) High to Z, Figure 2			3.0	6.0	ns
T_{PLZ}	Disable Time (Active to TRI-STATE) Low to Z, Figure 2			1.8	6.0	ns
T_{PZH}	Enable Time (TRI-STATE to Active) Z to High, Figure 2			10.0	23.0	ns
T_{PZL}	Enable Time (TRI-STATE to Active) Z to Low, Figure 2			7.0	23.0	ns

- (1) The parameters are specified by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage and temperature) range.
- (2) The measurement used the following equipment and test setup: HP8133A pattern/pulse generator), 5 feet of RG-142 cable with DUT test board and HP83480A (digital scope mainframe) with HP83484A (50GHz scope module). The HP8133A with the RG-142 cable exhibit a $T_{DJ} = 26\text{ps}$ and $T_{RJ} = 1.3\text{ps}$

AC TIMING DIAGRAMS




Figure 2. Output active to TRI-STATE and TRI-STATE to active output time




Figure 3. LVDS Driver TRI-STATE Circuit




Figure 4. LVDS Output Load




Figure 5. LVDS Output Transition Time




Figure 6. Propagation Delay Low-to-High and High-to-Low




Figure 7. Output 1 to 10 Channel-to-Channel Skew

APPLICATION INFORMATION

Input Fail-Safe

The receiver inputs of the DS90LV110 do not have internal fail-safe biasing. For point-to-point and multi-drop applications with a single source, fail-safe biasing may not be required. When the driver is off, the link is inactive. If fail-safe biasing is required, this can be accomplished with external high value resistors. The IN+ should be pull to Vcc with 10k Ω and the IN– should be pull to Gnd with 10k Ω . This provides a slight positive differential bias, and sets a known HIGH state on the link with a minimum amount of distortion. See AN-1194(SNLA051) for additional information.

LVDS Inputs Termination

The LVDS Receiver input must have a 100 Ω termination resistor placed as close as possible across the input pins.

Unused Control Inputs

The EN control input pin has internal pull down device. If left open, the 10 outputs will default to TRI-STATE.

Expanding the Number of Output Ports

To expand the number of output ports, more than one DS90LV110 can be used. Total propagation delay through the devices should be considered to determine the maximum expansion. Adding more devices will increase the output jitter due to each pass.

PCB Layout and Power System Bypass

Circuit board layout and stack-up for the DS90LV110 should be designed to provide noise-free power to the device. Good layout practice also will separate high frequency or high level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power supply filtering, especially at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range 0.01 μ F to 0.1 μ F. Tantalum capacitors may be in the range 2.2 μ F to 10 μ F. Voltage rating for tantalum capacitors should be at least 5X the power supply voltage being used. It is recommended practice to use two vias at each power pin of the DS90LV110 as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components.

The outer layers of the PCB may be flooded with additional ground plane. These planes will improve shielding and isolation as well as increase the intrinsic capacitance of the power supply plane system. Naturally, to be effective, these planes must be tied to the ground supply plane at frequent intervals with vias. Frequent via placement also improves signal integrity on signal transmission lines by providing short paths for image currents which reduces signal distortion. The planes should be pulled back from all transmission lines and component mounting pads a distance equal to the width of the widest transmission line or the thickness of the dielectric separating the transmission line from the internal power or ground plane(s) whichever is greater. Doing so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at component mounting pads.

There are more common practices which should be followed when designing PCBs for LVDS signaling. Please see Application Note: AN-1108(SNLA008) for additional information.

Multi-Drop Applications




Figure 8. Multi-Drop Applications

Point-to-Point Distribution Applications




Figure 9. Point-to-Point Distribution Applications

For applications operating at data rate greater than 400Mbps, a point-to-point distribution application should be used. This improves signal quality compared to multi-drop applications due to no stub PCB trace loading. The only load is a receiver at the far end of the transmission line. Point-to-point distribution applications will have a wider LVDS bus lines, but data rate can increase well above 400Mbps due to the improved signal quality.

PIN DESCRIPTIONS

Pin Name	# of Pin	Input/Output	Description
IN+	1	I	Non-inverting LVDS input
IN -	1	I	Inverting LVDS input
OUT+	10	O	Non-inverting LVDS Output
OUT -	10	O	Inverting LVDS Output
EN	1	I	This pin has an internal pull-down when left open. A logic low on the Enable puts all the LVDS outputs into TRI-STATE and reduces the supply current.
V _{SS}	3	P	Ground (all ground pins must be tied to the same supply)
V _{DD}	2	P	Power Supply (all power pins must be tied to the same supply)

INPUT INTERFACING

The DS90LV110 accepts differential signals and allow simple AC or DC coupling. With a wide common mode range, the DS90LV110 can be DC-coupled with all common differential drivers (that is, LVPECL, LVDS, CML). [Figure 10](#), [Figure 11](#), and [Figure 12](#) illustrate typical DC-coupled interface to common differential drivers.




Figure 10. Typical LVDS Driver DC-Coupled Interface to DS90LV110 Input




Figure 11. Typical CML Driver DC-Coupled Interface to DS90LV110 Input




Figure 12. Typical LVPECL Driver DC-Coupled Interface to DS90LV110 Input

OUTPUT INTERFACING

The DS90LV110 outputs signals that are compliant to the LVDS standard. Their outputs can be DC-coupled to most common differential receivers. Figure 13 illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.






Figure 13. Typical DS90LV110 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver

Typical Performance Characteristics


Output Voltage (V_{OD}) vs. Resistive Load (R_L)




Peak-to-Peak Output Jitter at $V_{CM} = +0.4V$ vs. VID



Peak-to-Peak Output Jitter at $V_{CM} = +1.2V$ vs. VID



Peak-to-Peak Output Jitter at $V_{CM} = +2.9V$ vs. VID



REVISION HISTORY

Changes from Revision H (April 2013) to Revision I	Page
<hr/> <ul style="list-style-type: none">• Changed layout of National Data Sheet to TI format	<hr/> 1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS90LV110TMTC	LIFEBUY	TSSOP	PW	28	48	Non-RoHS & Green	Call TI	Level-3-235C-168 HR	-40 to 85	DS90LV 110TMTC	
DS90LV110TMTC/NOPB	ACTIVE	TSSOP	PW	28	48	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	DS90LV 110TMTC	Samples
DS90LV110TMTCX/NOPB	ACTIVE	TSSOP	PW	28	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	DS90LV 110TMTC	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV110TMCX/NOPB	TSSOP	PW	28	2500	330.0	16.4	6.8	10.2	1.6	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV110TMTX/NOPB	TSSOP	PW	28	2500	356.0	356.0	36.0


TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
DS90LV110TMTC	PW	TSSOP	28	48	495	8	2514.6	4.06
DS90LV110TMTC	PW	TSSOP	28	48	495	8	2514.6	4.06
DS90LV110TMTC/NOPB	PW	TSSOP	28	48	495	8	2514.6	4.06

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



4040064-7/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated