

SNVS356D - MARCH 2006-REVISED APRIL 2013

LM117QML 3-Terminal Adjustable Regulator

Check for Samples: LM117QML, LM117QML-SP

FEATURES

- Available with Radiation Ensured
 - High Dose Rate 100 krad(Si)
 - ELDRS Free 100 krad(Si)
- Specified max. 0.3% Load Regulation (LM117)
- Specified 0.5A or 1.5A Output Current
- Adjustable Output Down to 1.2V
- Current Limit Constant with Temperature
- 80 dB Ripple Rejection
- Output is Short-Circuit Protected

DESCRIPTION

The LM117 series of adjustable 3-terminal positive voltage regulators is capable of supplying either 0.5A or 1.5A over a 1.2V to 37V output range. They are exceptionally easy to use and require only two external resistors to set the output voltage. Further, both line and load regulation are better than standard fixed regulators.

In addition to higher performance than fixed regulators, the LM117 series offers full overload protection available only in IC's. Included on the chip are current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected.

Normally, no capacitors are needed unless the device is situated more than 6 inches from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejection ratios which are difficult to achieve with standard 3-terminal regulators.

Besides replacing fixed regulators, the LM117 is useful in a wide variety of other applications. Since the regulator is "floating" and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input to output differential is not exceeded, i.e., avoid short-circuiting the output.

Also, it makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment pin and output, the LM117 can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping the adjustment terminal to ground which programs the output to 1.2V where most loads draw little current.

For the negative complement, see LM137 series data sheet.

W

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



CONNECTION DIAGRAMS







Figure 1. 2-Pin TO Metal Can Package Bottom View See K Package



For the Ceramic SOIC device to function properly, the "Output" and "Output/Sense" pins must be connected on the users printed circuit board.

Figure 3. 16-Pin CFP Top View




Figure 2. 3-Pin PFM Metal Can Package Bottom View See NDT0003A Package





Figure 4. 20-Pin LCCC Top View See NAJ0020A Package

Table 1. LM117 Series Packages

Part		Design
Number	Package	Load
Suffix		Current
К	ТО	1.5A
Н	PFM	0.5A
WG, GW	CFP	0.5A
E	LCCC	0.5A



Schematic Diagram







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)

Power Dissipation (2)			Internally Limited
Input-Output Voltage Differe	ntial		+40V, -0.3V
Storage Temperature			-65°C ≤ T _A ≤ +150°C
Maximum Junction Tempera	ature (T _{Jmax}		+150°C
Lead Temperature Metal Pa	ckage		300°C
Thermal Resistance	θ_{JA}	T0 Still Air	39°C/W
		T0 500LF/Min Air flow	14°C/W
		PFM Still Air	186°C/W
		PFM 500LF/Min Air flow	64°C/W
	age Differential ature on Temperature (T _{Jmax} re Metal Package nce θ _{JA} To Still Air To 500LF/Min Air flow PFM Still Air PFM 500LF/Min Air flow CFP "WG" (device 03, 05) S CFP "GW" (device 06, 07) S LCCC Still Air LCCC 500LF/Min Air flow θ _{JC} Το PFM Metal Can CFP "WG" (device 06, 07) LCCC PFM Metal Can CFP "GW" (device 06, 07) LCCC PFM Metal Can CFP "WG" (device 06, 07)	CFP "WG" (device 03, 05) Still Air	115°C/W
		CFP "WG" (device 03, 05) 500LF/Min Air flow	66°C/W
		CFP "GW" (device 06, 07) Still Air	130°C/W
		CFP "GW" (device 06, 07) 500LF/Min Air flow	80°C/W
		LCCC Still Air	88°C/W
		LCCC 500LF/Min Air flow	62°C/W
	θ_{JC}	ТО	1.9°C/W
		PFM Metal Can	21°C/W
		CFP "WG" (device 03, 05) ⁽³⁾	3.4°C/W
		CFP "GW" (device 06, 07)	7°C/W
		LCCC	12°C/W
Package Weight		PFM Metal Can	960mg
		CFP "WG" (device 03, 05)	365mg
		CFP "GW" (device 06, 07)	410mg
ESD Tolerance (4)			3KV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_{Dmax} = (T_{Jmax} T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower. "Although power dissipation is internally limited, these specifications are applicable for power dissipations of 2W for the PFM, LCCC, and CFP packages, and 20W for the TO package."
- (3) The package material for these devices allows much improved heat transfer over our standard ceramic packages. In order to take full advantage of this improved heat transfer, heat sinking must be provided between the package base (directly beneath the die), and either metal traces on, or thermal vias through, the printed circuit board. Without this additional heat sinking, device power dissipation must be calculated using θ_{JA}, rather than θ_{JC}, thermal resistance. It must not be assumed that the device leads will provide substantial heat transfer out the package, since the thermal resistance of the leadframe material is very poor, relative to the material of the package base. The stated θ_{JC} thermal resistance is for the package material only, and does not account for the additional thermal resistance between the package base and the printed circuit board. The user must determine the value of the additional thermal resistance and must combine this with the stated value for the package, to calculate the total allowed power dissipation for the device.
- (4) Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Recommended Operating Conditions

Operating Temperature Range	-55°C ≤ T _A ≤ +125°C
Input Voltage Range	4.25V to 41.25V



Table 2. Quality Conformance Inspection

	MIL-STD-883, Method 5005 - Group A	
Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

LM117H & LM117WG Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified. $V_{Diff} = (V_1 - V_0)$, $I_L = 8mA$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		$V_{Diff} = 3V$			100	μΑ	1
I_{Adj}	Adjustment Pin Current	$V_{Diff} = 3.3V$			100	μΑ	2, 3
		$V_{Diff} = 40V$			100	μΑ	1, 2, 3
		$V_{Diff} = 3V$, $V_{O} = 1.7V$			5.0	mA	1
I_Q	Minimum Load Current	$V_{Diff} = 3.3V, V_{O} = 1.7V$			5.0	mA	2, 3
		$V_{Diff} = 40V, V_{O} = 1.7V$			5.0	mA	1, 2, 3
		V _{Diff} = 3V		1.2	1.3	V	1
V_{Ref}	Reference Voltage	$V_{Diff} = 3.3V$		1.2	1.3	V	2, 3
		$V_{Diff} = 40V$		1.2	1.3	V	1, 2, 3
V	Line Degulation	$3V \le V_{Diff} \le 40V$, $V_O = 1.2V$		-8.9	8.9	mV	1
V _{RLine}	ine Regulation	$3.3V \le V_{Diff} \le 40V$, $V_O = 1.2V$		-22.2	22.2	mV	2, 3
		V_{Diff} = 3V, I_L = 10mA to 500mA		-15	15	mV	1
V	Load Damidation	V_{Diff} = 3.3V, I_L = 10mA to 500mA		-15	15	mV	2, 3
V_{RLoad}	Load Regulation	V_{Diff} = 40V, I_L = 10mA to 150mA		-15	15	mV	1
		V_{Diff} = 40V, I_L = 10mA to 100mA		-15	15	mV	2, 3
		$V_{Diff} = 3V$, $I_L = 10$ mA to 500mA		-5.0	5.0	μΑ	1
ΔI _{Adj} / Load Ad		$V_{Diff} = 3.3V$, $I_L = 10$ mA to 500mA		-5.0	5.0	μΑ	2, 3
	Adjustment Current Change	$V_{Diff} = 40V$, $I_L = 10$ mA to 150mA		-5.0	5.0	μA	1
		V _{Diff} = 40V, I _L = 10mA to 100mA		-5.0	5.0	μΑ	2, 3



LM117H & LM117WG Electrical Characteristics DC Parameters (continued)

The following conditions apply, unless otherwise specified. $V_{Diff} = (V_1 - V_0)$, $I_L = 8mA$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
Al /Lina	Adjustment Current Change	$3V \le V_{Diff} \le 40V$		-5.0	5.0	μΑ	1
ΔI _{Adj} / Line	Adjustment Current Change	$3.3V \le V_{Diff} \le 40V$		-5.0	5.0	μΑ	2, 3
I _{OS}	Short Circuit Current	V _{Diff} = 10V		0.45	1.6	Α	1
θ_{R}	Thermal Regulation	$T_A = 25$ °C, $t = 20$ mS, $V_{Diff} = 40$ V, $I_L = 150$ mA		-6.0	6.0	mV	1
	Current Limit	V _{Diff} ≤ 15V	See ⁽¹⁾	0.5		Α	1, 2, 3
ICL	Current Limit	V _{Diff} = 40V	See ⁽¹⁾	0.15		Α	1

⁽¹⁾ Specified parameter, not tested.

LM117H & LM117WG Electrical Characteristics AC Parameters

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
RR	Ripple Rejection	$V_{l} = +6.25V, V_{O} = V_{Ref},$ $f = 120Hz, e_{l} = 1V_{RMS},$ $I_{L} = 125mA$	See ⁽¹⁾	66		dB	4, 5, 6

⁽¹⁾ Tested @ 25°C; specified, but not tested @ 125°C & -55°C

LM117K Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified $V_{Diff} = (V_I - V_O)$, $I_L = 10 \text{mA}$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		V _{Diff} = 3V			100	μΑ	1
I_{Adj}	Adjustment Pin Current	V _{Diff} = 3.3V			100	μΑ	2, 3
		$V_{Diff} = 40V$			100 μA 100 μA 100 μA 5.0 mA 5.0 mA 5.0 mA 2 1.3 V 1.3 V 1.3 V 2 1.3 V 2 1.3 W 2 1.3 W 3 1.3 W 4 1.3 W 5 1.3 W 7 1.3 W 7 1.3 W 8 1.3 W	μΑ	1, 2, 3
		$V_{Diff} = 3V$, $V_{O} = 1.7V$			5.0	mA	1
la	Minimum Load Current	$V_{Diff} = 3.3V, V_{O} = 1.7V$			5.0	mA	2, 3
		$V_{Diff} = 40V, V_{O} = 1.7V$			5.0	mA mA mA v mA v v mV mV	1, 2, 3
		V _{Diff} = 3V		1.2	1.3	V	1
V_{Ref}	Reference Voltage	$V_{Diff} = 3.3V$		1.2	1.3	V	2, 3
		$V_{Diff} = 40V$		1.2	1.3	V	1, 2, 3
.,	L'a Bandatia	$3V \le V_{Diff} \le 40V$, $V_O = 1.2V$		-8.9	8.9	mV	1
V _{RLine}	Line Regulation	$3.3V \le V_{Diff} \le 40V$, $V_O = 1.2V$		-22.2	22.2	mV	2, 3
		V_{Diff} = 3V, I_L = 10mA to 1.5A		-15	15	mV	1
V _{RLoad} L	Load Degulation	V_{Diff} = 3.3V, I_L = 10mA to 1.5A		-15	15	mV	2, 3
	Load Regulation	V_{Diff} = 40V, I_L = 10mA to 300mA		-15	15	mV	1
		V _{Diff} = 40V, I _L = 10mA to 195mA		-15	15	mV	2, 3



LM117K Electrical Characteristics DC Parameters (continued)

The following conditions apply, unless otherwise specified. $V_{Diff} = (V_I - V_O)$, $I_L = 10 \text{mA}$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		$V_{Diff} = 3V$, $I_L = 10$ mA to 1.5A		-5.0	5.0	μΑ	1
ΔI _{Adi} / Load A	Adicates and Occurrent Observe	$V_{Diff} = 3.3V,$ $I_{L} = 10$ mA to 1.5A		-5.0	5.0	μΑ	2, 3
Δi _{Adj} / Load	Adjustment Current Change	$V_{Diff} = 40V$, $I_L = 10$ mA to 300mA		-5.0	5.0	μΑ	1
		$V_{Diff} = 40V$, $I_L = 10$ mA to 195mA		-5.0	5.0	μΑ	2, 3
A1 /1:00	Adjustment Current Change	3V ≤ V _{Diff} ≤ 40V		-5.0	5.0	μΑ	1
ΔI _{Adj} / Line	Adjustment Current Change	3.3V ≤ V _{Diff} ≤ 40V		-5.0	5.0	μΑ	2, 3
Ios	Short Circuit Current	V _{Diff} = 10V		1.6	3.4	Α	1
θ_{R}	Thermal Regulation	T _A = 25°C, t = 20mS, V _{Diff} = 40V, I _L = 300mA		-10.5	10.5	mV	1
	Current Limit	V _{Diff} ≤ 15V	See ⁽¹⁾	1.5		А	1, 2, 3
I _{CL}	Current Limit	V _{Diff} = 40V	See ⁽¹⁾	0.3		Α	1

⁽¹⁾ Specified parameter, not tested.

LM117K Electrical Characteristics AC Parameters

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
RR		$V_{I} = +6.25V, V_{O} = V_{Ref},$ $f = 120Hz, e_{I} = 1V_{RMS},$	See ⁽¹⁾	66		dB	4, 5, 6
		$I_{L} = 0.5A$					

⁽¹⁾ Tested @ 25°C; specified, but not tested @ 125°C & -55°C

LM117E Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified. $V_{Diff} = (V_I - V_O), I_L = 8mA, P_D \le 1.5W$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		$V_{Diff} = 3V$			100	μΑ	1
I_{Adj}	Adjustment Pin Current	$V_{Diff} = 3.3V$			100	μΑ	2, 3
		$V_{Diff} = 40V$			100	μΑ	1, 2, 3
		$V_{Diff} = 3V, V_{O} = 1.7V$			5.0	mA	1
I_Q	Minimum Load Current	$V_{Diff} = 3.3V, V_{O} = 1.7V$			5.0	mA	2, 3
		$V_{Diff} = 40V, V_{O} = 1.7V$			5.0	mA	1, 2, 3
		V _{Diff} = 3V		1.2	1.3	V	1
V_{Ref}	Reference Voltage	$V_{Diff} = 3.3V$		1.2	1.3	V	2, 3
		$V_{Diff} = 40V$		1.2	1.3	V	1, 2, 3
V _{RLine} Line	Line Demulation	$3V \le V_{Diff} \le 40V$, $V_O = 1.2V$		-8.9	8.9	mV	1
	Line Regulation	$3.3V \le V_{Diff} \le 40V$, $V_O = 1.2V$		-22.2	22.2	mV	2, 3

Copyright © 2006-2013, Texas Instruments Incorporated Submit Documentation Feedback



LM117E Electrical Characteristics DC Parameters (continued)

The following conditions apply, unless otherwise specified. $V_{Diff} = (V_1 - V_0), I_L = 8mA, P_D \le 1.5W$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		V _{Diff} = 3V, I _L = 10mA to 100mA		-15	15	mV	1
		V _{Diff} = 3.3V, I _L = 10mA to 100mA		-15	15	mV	2, 3
V	Load Damidation	V _{Diff} = 40V,		-15	15	mV	1,2
V_{RLoad}	Load Regulation	$I_L = 10$ mA to 100 mA		-25	25	mV	3
		V _{Diff} = 3V, I _L = 10mA to 500mA		-15	15		1
		V_{Diff} = 3.3V, I_L = 10mA to 500mA		-15	15	mV	2, 3
		$V_{Diff} = 3V$, $I_L = 10$ mA to 500mA		-5.0	5.0	μA	1
ΔI _{Adj} / Load	Adjustment Current Change	$V_{Diff} = 3.3V$, $I_L = 10$ mA to 500mA		-5.0	5.0	μΑ	2, 3
		$V_{Diff} = 40V,$ $I_L = 10mA \text{ to } 100mA$		-5.0	5.0	μΑ	1, 2, 3
Al /line	Adjustment Current Change	$3V \le V_{Diff} \le 40V$		-5.0	5.0	μΑ	1
ΔI _{Adj} / Line	Adjustment Current Change	$3.3V \le V_{Diff} \le 40V$		-5.0	5.0	μΑ	2, 3
Ios	Short Circuit Current	V _{Diff} = 10V		0.45	1.6	Α	1
θ_{R}	Thermal Regulation	$T_A = 25$ °C, $t = 20$ mS, $V_{Diff} = 40$ V, $I_L = 75$ mA		-6.0	6.0	mV	1
	Current Limit	V _{Diff} ≤ 15V	See ⁽¹⁾	0.5		Α	1, 2, 3
I _{CL}	Current Limit	$V_{Diff} = 40V$	See ⁽¹⁾	0.15		Α	1

⁽¹⁾ Specified parameter, not tested.

LM117E Electrical Characteristics AC Parameters

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
RR	Ripple Rejection	$V_{l} = +6.25V, V_{O} = V_{Ref},$ $f = 120Hz, e_{l} = 1V_{RMS},$ $I_{L} = 100mA, C_{Adj} = 10\mu f$	See ⁽¹⁾	66		dB	4, 5, 6

(1) Tested @ 25°C; specified, but not tested @ 125°C & -55°C





LM117H & LM117WG RH Electrical Characteristics DC Parameters (1)(2)

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		$V_{I} = 4.25V, I_{L} = -5mA$		1.2	1.3	V	1, 2, 3
V	Output Valtage	$V_{I} = 4.25V, I_{L} = -500mA$		1.2	1.3	V	1, 2, 3
V _O	Output Voltage	$V_{I} = 41.25V, I_{L} = -5mA$		1.2	1.3	V	1, 2, 3
		$V_I = 41.25V, I_L = -50mA$		1.2	1.3	V	1, 2, 3
V	Line Regulation	$4.25V \le V_1 \le 41.25V$,		-9.0	9.0	mV	1
V _{RLine}	Line Regulation	$I_L = -5mA$		-23	23	mV	2,3
V	Load Degulation	$V_{I} = 6.25V,$ -500mA \le I _L \le -5mA		-12	12	mV	1, 2, 3
V_{RLoad}	Load Regulation	$V_I = 41.25V$, -50mA $\leq I_L \leq$ -5mA		-12	12	mV	1, 2, 3
V _{RTh}	Thermal Regulation	V _I = 14.6V, I _L = -500mA		-12	12	mV	1
	Adjust Pin Current	$V_{I} = 4.25V, I_{L} = -5mA$		-100	-15	μΑ	1, 2, 3
I_{Adj}	Adjust Fill Culterit	$V_I = 41.25V, I_L = -5mA$		-100	-15	μΑ	1, 2, 3
ΔI_{Adj} / Line	Adjust Pin Current Change	$4.25V \le V_1 \le 41.25V$, $I_L = -5mA$		-5.0	5.0	μΑ	1, 2, 3
ΔI _{Adj} / Load	Adjust Pin Current Change	$V_I = 6.25V$, -500mA $\leq I_L \leq$ -5mA		-5.0	5.0	μΑ	1, 2, 3
		$V_{I} = 4.25V,$ Forced $V_{O} = 1.4V$		-3.0	-0.5	mA	1, 2, 3
lQ	Minimum Load Current	$V_{I} = 14.25V,$ Forced $V_{O} = 1.4V$		-3.0	-0.5	mA	1, 2, 3
		$V_{I} = 41.25V,$ Forced $V_{O} = 1.4V$		-5.0	-1.0	mA	1, 2, 3
	Output Chart Cinnuit Comment	V _I = 4.25V		-1.8	-0.5	Α	1, 2, 3
los	Output Short Circuit Current	V _I = 40V		-0.5	-0.05	Α	1, 2, 3
V _O (Recov)	Output Voltage Recovery	$V_{I} = 4.25V, R_{L} = 2.5\Omega, C_{L} = 20\mu F$		1.2	1.3	V	1, 2, 3
J. ,		$V_{I} = 40V, R_{L} = 250\Omega$		1.2	1.3	V	1, 2, 3
Vo	Output Voltage	$V_{I} = 6.25V, I_{L} = -5mA$	See ⁽³⁾	1.2	1.3	V	2
V _{Start}	Voltage Start-Up	$V_{I} = 4.25V, R_{L} = 2.5\Omega,$ $C_{L} = 20\mu F, I_{L} = -500mA$		1.2	1.3	٧	1, 2, 3

⁽¹⁾ Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.

9

⁽²⁾ Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019 condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect.

⁽³⁾ Tested @ $T_A = 125$ °C, correlated to $T_A = 150$ °C



LM117H & LM117WG RH Electrical Characteristics AC Parameters (1)(2)

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub - groups
V _{NO}	Output Noise Voltage	$V_{I} = 6.25V, I_{L} = -50mA$			120	μV_{RMS}	7
ΔV_{O} / ΔV_{I}	Line Transient Response	$V_{I} = 6.25V, \Delta V_{I} = 3V, I_{L} = -10 \text{mA}$			6.0	mV/V	7
ΔV_{O} / ΔI_{L}	Load Transient Response	$V_{I} = 6.25V, \ \Delta I_{L} = -200mA, \ I_{L} = -50mA$			0.6	mV/mA	7
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I = 6.25V$, $I_L = -125mA$, $E_I = 1V_{RMS}$ at $f = 2400Hz$		65		dB	4

Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.

LM117H & LM117WG RH Electrical Characteristics **DC Drift Parameters**

The following conditions apply, unless otherwise specified. Deltas performed on QMLV devices at Group B, Subgroup 5, only.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		V _I = 4.25V, I _L = -5mA		-0.01	0.01	V	1
\/	Output Valtage	$V_{I} = 4.25V, I_{L} = -500mA$		-0.01	0.01	V	1
Vo	Output Voltage	$V_{I} = 41.25V, I_{L} = -5mA$		-0.01	0.01	V	1
		$V_I = 41.25V, I_L = -50mA$		-0.01	0.01	V	1
V_{RLine}	Line Regulation	$4.25V \le V_1 \le 41.25V$, $I_L = -5mA$		-4.0	4.0	mV	1
I _{Adj}	Adjust Pin Current	V _I = 4.25V, I _L = -5mA		-10	10	μΑ	1
		$V_{I} = 41.25V, I_{L} = -5mA$		-10	10	μA	1
V _O (Recov)	Output Voltage Recovery	$\begin{aligned} V_I &= 4.25 V, \ R_L = 2.5 \Omega, \\ C_L &= 20 \mu f \end{aligned}$		-0.01	0.01	V	1
		$V_I = 40V$, $R_L = 250\Omega$		-0.01	0.01	V	1

Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019 condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect.





LM117H & LM117WG RH Electrical Characteristics AC/DC Post Radiation Limits @ $+25^{\circ}C^{(1)(2)}$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		$V_{I} = 4.25V, I_{L} = -5mA$		1.2	1.35 0	V	1
V	Output Valtage	$V_{I} = 4.25V, I_{L} = -500mA$		1.2	1.35 0	V	1
Vo	Output Voltage	$V_{I} = 41.25V, I_{L} = -5mA$		1.2	1.35 0	V	1
		$V_{I} = 41.25V, I_{L} = -50mA$		1.2	1.35 0	V	1
V_{RLine}	Line Regulation	$4.25V \le V_I \le 41.25V$, $I_L = -5mA$		-25	25	mV	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I = 6.25V, I_L = -125mA$ $E_I = 1V_{RMS}$ at f = 2400Hz		60		dB	4
\/ (Beesy)	Output Voltage Recovery	$V_{I} = 4.25V, R_{L} = 2.5\Omega, C_{L} = 20\mu f$		1.20	1.35 0	V	1
V _O (Recov)	Output Voltage Recovery	$V_{I} = 40V, R_{L} = 250\Omega$		1.20	1.35 0	V	1

⁽¹⁾ Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.

⁽²⁾ Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019 condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect.



LM117K RH Electrical Characteristics DC Parameters⁽¹⁾

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		V _I = 4.25V, I _L = -5mA		1.2	1.3	V	1, 2, 3
	Outract Walter as	V _I = 4.25V, I _L = -1.5A		1.2	1.3	V	1, 2, 3
Vo	Output Voltage	$V_{I} = 41.25V, I_{L} = -5mA$		1.2	1.3	V	1, 2, 3
		V _I = 41.25V, I _L = -200mA		1.2	1.3	V	1, 2, 3
\/	Line Demulation	$4.25V \le V_{I} \le 41.25V$,		-9.0	9.0	mV	1
V_{RLine}	Line Regulation	$I_L = -5mA$		-23	23	mV	2,3
		V _I = 6.25V,		-3.5	3.5	mV	1
\/	Load Danidation	-1.5A ≤ I _L ≤ -5mA		-12	12	mV	2, 3
V_{RLoad}	Load Regulation	V _I = 41.25V,		-3.5	3.5	mV	1
		-200mA ≤ I _L ≤ -5mA		-12	12	mV	2, 3
V_{RTh}	Thermal Regulation	V _I = 14.6V, I _L = -1.5A		-12	12	mV	1
	Adiata Bia Comment	V _I = 4.25V, I _L = -5mA		-100	-15	μA	1, 2, 3
I_{Adj}	Adjust Pin Current	$V_{I} = 41.25V, I_{L} = -5mA$		-100	-15	μΑ	1, 2, 3
ΔI _{Adj} / Line	Adjust Pin Current Change	$4.25V \le V_1 \le 41.25V$, $I_L = -5mA$		-5.0	5.0	μΑ	1, 2, 3
ΔI _{Adj} / Load	Adjust Pin Current Change	$V_I = 6.25V$, -1.5A $\leq I_L \leq -5mA$		-5.0	5.0	μΑ	1, 2, 3
		$V_I = 4.25V$, Forced $V_O = 1.4V$		-3.0	-0.2	mA	1, 2, 3
I_Q	Minimum Load Current	$V_1 = 14.25V$, Forced $V_0 = 1.4V$		-3.0	-0.2	mA	1, 2, 3
		$V_1 = 41.25V$, Forced $V_0 = 1.4V$		-5.0	-0.2	mA	1, 2, 3
	Output Chart Circuit Comment	V _I = 4.25V		-3.5	-1.5	Α	1, 2, 3
I _{OS}	Output Short Circuit Current	V _I = 40V		-1.0	-0.18	Α	1, 2, 3
V _O (Recov)	Output Voltage Recovery	$V_I = 4.25V, R_L = 0.833\Omega, C_L = 20 \mu F$		1.2	1.3	V	1, 2, 3
		$V_{I} = 40V, R_{L} = 250\Omega$		1.2	1.3	V	1, 2, 3
Vo	Output Voltage	V _I = 6.25V, I _L = -5mA	See (2)	1.2	1.3	V	2
V _{Start}	Voltage Start-Up	$V_I = 4.25V, R_L = 0.833\Omega,$ $C_L = 20\mu F, I_L = -1.5A$		1.2	1.3	V	1, 2, 3

⁽¹⁾ Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.

⁽²⁾ Tested @ T_A = 125°C, correlated to T_A = 150°C

www.ti.com

LM117K RH Electrical Characteristics AC Parameters⁽¹⁾

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V _{NO}	Output Noise Voltage	V _I = 6.25V, I _L = -100mA			120	μV_{RMS}	7
ΔV_{O} / ΔV_{I}	Line Transient Response	$V_{I} = 6.25V, \Delta V_{I} = 3V, I_{L} = -10mA$	See (2)		18	mV	7
ΔV_{O} / ΔI_{L}	Load Transient Response	$V_{I} = 6.25V, \Delta I_{L} = -400mA, I_{L} = -100mA$	See (3)		120	mV	7
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I = 6.25V$, $I_L = -500mA$, $E_I = 1V_{RMS}$ at $f = 2400Hz$		65		dB	4

- Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.
- SMD limit of 6mV/V is equivalent to 18mV
- SMD limit of 0.3mV/V is equivalent to 120mV


LM117K RH Electrical Characteristics **DC Drift Parameters**

The following conditions apply, unless otherwise specified. Deltas performed on QMLV devices at Group B, Subgroup 5, only

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		$V_{I} = 4.25V, I_{L} = -5mA$		-0.01	0.01	V	1
V	Outrot Valtage	$V_{I} = 4.25V, I_{L} = -1.5A$		-0.01	0.01	V	1
Vo	Output Voltage	$V_I = 41.25V, I_L = -5mA$		-0.01	0.01	V	1
		$V_{I} = 41.25V, I_{L} = -200mA$		-0.01	0.01	V	1
V _{RLine}	Line Regulation	$4.25V \le V_1 \le 41.25V$, $I_L = -5mA$		-4.0	4.0	mV	1
1	Adioat Dia Comant	V _I = 4.25V, I _L = -5mA		-10	10	μΑ	1
l _{Adj}	Adjust Pin Current	$V_{I} = 41.25V, I_{L} = -5mA$		-10	10	μΑ	1
V _O (Recov)	Output Voltage Recovery	$V_{l} = 4.25V, R_{L} = 0.833\Omega, C_{L} = 20\mu S$		-0.01	0.01	V	1
,		$V_{I} = 40V, R_{L} = 250\Omega$		-0.01	0.01	V	1

Submit Documentation Feedback

Product Folder Links: LM117QML LM117QML-SP





LM117K RH Electrical Characteristics AC/DC Post Radiation Limits @ +25°C⁽¹⁾


Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
		$V_{I} = 4.25V, I_{L} = -5mA$		1.2	1.35 0	V	1
M	Output Valtage	$V_I = 4.25V, I_L = -1.5A$		1.2	1.35 0	V	1
V _O	Output Voltage	$V_{I} = 41.25V, I_{L} = -5mA$		1.2	1.35 0	V	1
		$V_{I} = 41.25V, I_{L} = -200mA$		1.2	1.35 0	V	1
V _{RLine}	Line Regulation	$4.25V \le V_1 \le 41.25V$, $I_L = -5mA$		-25	25	mV	1
V	Load Regulation	$V_I = 6.25V$, -1.5A $\leq I_L \leq$ -5mA		-7.0	7.0	mV	1
V_{RLoad}	Load Regulation	$V_{l} = 41.25V,$ -200mA \le I _L \le -5mA		-7.0	7.0	mV	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I = 6.25V$, $I_L = -500mA$ $E_I = 1V_{RMS}$ at $f = 2400Hz$		60		dB	4
V (Booss)	Output Valtage Recovery	$V_{I} = 4.25V, R_{L} = 0.833\Omega,$ $C_{L} = 20\mu S$		1.20	1.35 0	V	1
V _O (Recov)	Output Voltage Recovery	$V_I = 40V$, $R_L = 250\Omega$		1.20	1.35 0	V	1


⁽¹⁾ Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the "Post Radiation Limits" table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are ensured only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.





Typical Performance Characteristics


Output Capacitor = 0µF unless otherwise noted




















Typical Performance Characteristics (continued)


Output Capacitor = $0\mu F$ unless otherwise noted

















APPLICATION HINTS

In operation, the LM117 develops a nominal 1.25V reference voltage, V_{REF} , between the output and adjustment terminal. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current I_1 then flows through the output set resistor R2, giving an output voltage of

$$V_{OUT} = V_{REF} \left(1 + \frac{R2}{R1} \right) + I_{ADJ}R2$$
 (1)



Since the $100\mu A$ current from the adjustment terminal represents an error term, the LM117 was designed to minimize I_{ADJ} and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.

EXTERNAL CAPACITORS

An input bypass capacitor is recommended. A 0.1µF disc or 1µF solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used but the above values will eliminate the possibility of problems.

The adjustment terminal can be bypassed to ground on the LM117 to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a 10µF bypass capacitor 80dB ripple rejection is obtainable at any output level. Increases over 10µF do not appreciably improve the ripple rejection at frequencies above 120Hz. If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device.

In general, the best type of capacitors to use is solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about $25\mu F$ in aluminum electrolytic to equal $1\mu F$ solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies; but some types have a large decrease in capacitance at frequencies around 0.5MHz. For this reason, $0.01\mu F$ disc may seem to work better than a $0.1\mu F$ disc as a bypass.

Although the LM117 is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values between 500 pF and 5000 pF. A 1 μ F solid tantalum (or 25 μ F aluminum electrolytic) on the output swamps this effect and insures stability. Any increase of the load capacitance larger than 10 μ F will merely improve the loop stability and output impedance.

LOAD REGULATION

The LM117 is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually 240Ω) should be tied directly to the output (case) of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15V regulator with 0.05Ω resistance between the regulator and load will have a load regulation due to line resistance of $0.05\Omega \times I_L$. If the set resistor is connected near the load the effective line resistance will be 0.05Ω (1 + R2/R1) or in this case, 11.5 times worse.

Figure 17 shows the effect of resistance between the regulator and 240Ω set resistor.






Figure 17. Regulator with Line Resistance in Output Lead


With the TO package, it is easy to minimize the resistance from the case to the set resistor, by using two separate leads to the case. However, with the PFM package, care should be taken to minimize the wire length of the output lead. The ground of R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.

PROTECTION DIODES

When external capacitors are used with *any* IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most 10µF capacitors have low enough internal series resistance to deliver 20A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.

When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of V_{IN} . In the LM117, this discharge path is through a large junction that is able to sustain 15A surge with no problem. This is not true of other types of positive regulators. For output capacitors of $25\mu\text{F}$ or less, there is no need to use diodes.

The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when *either* the input or output is shorted. Internal to the LM117 is a 50Ω resistor which limits the peak discharge current. No protection is needed for output voltages of 25V or less and 10μ F capacitance. *Figure 18* shows an LM117 with protection diodes included for use with outputs greater than 25V and high values of output capacitance.



D1 protects against C1 D2 protects against C2


Figure 18. Regulator with Protection Diodes

When a value for $\theta_{(H-A)}$ is found using the equation shown, a heatsink must be selected that has a value that is less than or equal to this number.

 $\theta_{(H-A)}$ is specified numerically by the heatsink manufacturer in the catalog, or shown in a curve that plots temperature rise vs power dissipation for the heatsink.



Typical Applications



*Min. output ≈ 1.2V

Figure 19. 5V Logic Regulator with Electronic Shutdown*





Figure 20. Slow Turn-On 15V Regulator



†Solid tantalum

*Discharges C1 if output is shorted to ground

Figure 21. Adjustable Regulator with Improved Ripple Rejection







Figure 22. High Stability 10V Regulator




- ‡Optional—improves ripple rejection †Solid tantalum

Figure 23. High Current Adjustable Regulator

^{*}Minimum load current = 30 mA





Full output current not available at high input-output voltages

Figure 24. 0 to 30V Regulator





Figure 25. Power Follower





†Solid tantalum

Figure 26. 5A Constant Voltage/Constant Current Regulator





Figure 27. 1A Current Regulator



*Minimum load current ≈ 4 mA

Figure 28. 1.2V-20V Regulator with Minimum Program Current

^{*}Lights in constant current mode







Figure 29. High Gain Amplifier




†Solid tantalum

*Core-Arnold A-254168-2 60 turns

Figure 30. Low Cost 3A Switching Regulator





†Solid tantalum

*Core—Arnold A-254168-2 60 turns

Figure 31. 4A Switching Regulator with Overload Protection




Figure 32. Precision Current Limiter





Figure 33. Tracking Preregulator






(Compared to LM117's higher current limit)

-At 50 mA output only 3/4 volt of drop occurs in R3 and R4

Figure 34. Current Limited Voltage Regulator



*All outputs within ±100 mV †Minimum load—10 mA

Figure 35. Adjusting Multiple On-Card Regulators with Single Control*





Figure 36. AC Voltage Regulator





*R_S—sets output impedance of charger:
$$Z_{OUT} = R_S \left(1 + \frac{R2}{R1}\right)$$

Use of R_S allows low charging rates with fully charged battery.

Figure 37. 12V Battery Charger




Figure 38. 50mA Constant Current Battery Charger





Figure 39. Adjustable 4A Regulator






Full output current not available at high input-output voltages

*Needed if device is more than 6 inches from filter capacitors.

†Optional—improves transient response. Output capacitors in the range of 1µF to 1000µF of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.


$$\dagger \dagger V_{OUT} = 1.25V \left(1 + \frac{R2}{R1} \right) + I_{ADJ}(R_2)$$

Figure 40. 1.2V-25V Adjustable Regulator



^{*}Sets peak current (0.6A for 1Ω)

Figure 41. Current Limited 6V Charger



^{*}Sets maximum V_{OUT}

Figure 42. Digitally Selected Outputs

^{**}The 1000µF is recommended to filter out input transients



REVISION HISTORY

Date Released	Revision	Section	Changes
03/17/06	A	New Release to corporate format	5 MDS data sheets were consolidated into one corporate data sheet format. Clarified Δl_{Adj} / Line versus Δl_{Adj} / Load by separating the parameters in all of the tables. MNLM117–K Rev 1C1, MNLM117–X Rev 0A0, MNLM117–E Rev 0B1, MRLM117–X-RH Rev 2A0, MRLM117–K-RH Rev 3A0 will be archived.
06/29/06	В	Features, Ordering Information Table, Rad Hard Electrical Section for PFM and CFP packages and Notes	Deleted NSID LM117WGRQML, no longer available. Added Available with Radiation Ensured, Low Dose NSID's to table 5962R9951705VXA LM117HRLQMLV, 5962R9951705VZA LM117WGRLQMLV, and reference to Note 11 and 12. Note 12 to Rad Hard Electrical Heading for PFM and CFP packages. Note 12 to Notes. Archive Revision A.
11/30/2010	С	Features, Ordering Table, Absolute Ratings, LM117H, WG and K RH Drift Electrical Table	Added radiation info., Update with current device information and format, T0–39 Pkg weight, Vo (Recov). Revision B will be Archived.
09/06/2011	D	Ordering Information, Absolute Ratings	Order Info: Added 'GW' NSIDS and SMD numbers. Abs Max Ratings: Added 'GW' Theta JA and Theta JC along with 'GW' weight. Revision C will be Archived. Deleted Ordering Information table.
04/17/2013	D		Changed layout of National Data Sheet to TI format.

www.ti.com 13-Feb-2025

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM117E/883	ACTIVE	LCCC	NAJ	20	50	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117E /883 Q ACO /883 Q >T	Samples
LM117GW/883	ACTIVE	CFP	NAC	16	88	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM		LM117GW /883 Q ACO /883 Q >T	Samples
LM117H MD8	ACTIVE	DIESALE	Υ	0	196	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM117H/883	ACTIVE	ТО	NDT	3	20	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117H/883 Q ACO LM117H/883 Q >T	Samples
LM117K/883	ACTIVE	ТО	K	2	50	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM117K /883 Q ACO /883 Q >T	Samples
LM117KG MD8	ACTIVE	DIESALE	Υ	0	196	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Feb-2025

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM117QML:

• Space : LM117QML-SP

NOTE: Qualified Version Definitions:

Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Aug-2023

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM117E/883	NAJ	LCCC	20	50	470	11	3810	0



www.ti.com 4-Aug-2023

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)	
LM117H/883	NDT	TO-CAN	3	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54	
LM117K/883	K	TO-CAN	2	50	9 X 6	NA	292.1	215.9	25654	3.87	22.3	25.4	



CERAMIC FLATPACK




NOTES:


- 1. Controlling dimension is Inch. Values in [] are milimeters. Dimensions in () for reference only.
 2. For solder thickness and composition, see the "Lead Finish Composition/Thickness" link in the packaging section of the Texas Instruments website
- 3. Lead 1 identification shall be:
 - a) A notch or other mark within this area
 - b) A tab on lead 1, either side
- 4. No JEDEC registration as of December 2021




CERAMIC FLATPACK




		RF\/IS	SIONS				
REV	DESCRIPTION	vic	2.3.10	E.C.N.	DATE	BY/AP	P'D
A B C	RELEASE TO DOCUMENT CONTROL NO CHANGE TO DRAWING; REVISION FOR YODA RELEASE; .387± .003 WAS .39000± .00012;			2197879 2198832 2200917	12/30/2021 02/15/2022 08/08/2022	TINA TRAN / A K. SINCE D. CHIN / K. S	ANIS FAUZI RBOX
		SCALE	SIZE A		421519	98	REV PAGE 4 OF 4





TO-CAN - 7.747 mm max height

TRANSISTOR OUTLINE



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
 3. Leads not to be bent greater than 15°.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated