

[Sample &](#page-18-0) $\frac{1}{2}$ Buy

SNVS002E –JANUARY 1999–REVISED OCTOBER 2014

LM266x Switched Capacitor Voltage Converter

Technical [Documents](#page-18-0)

-
-
-
-
-

-
-
-
-
-
-

Positive Voltage Doubler Splitting V_{IN} in Half

* Please see *Positive Voltage [Doubler](#page-15-0)* section regarding choice of D1.

1 Features 3 Description

Tools & **[Software](#page-18-0)**

Inverts or Doubles Input Supply Voltage **Fig. 2016** The LM2662/LM2663 CMOS charge-pump voltage converter inverts a positive voltage in the range of 1.5 9.5-Ω Typical Output Resistance
V to 5.5 V to the corresponding negative voltage. The
M2662/LM2663 uses two low cost capacitors to LM2662/LM2663 uses two low cost capacitors to • (LM2662) Selectable Oscillator Frequency: 20 provide 200 mA of output current without the cost, size, and EMI related to inductor based converters. kHz/150 kHz With an operating current of only 300 μA and • (LM2663) Low Current Shutdown Mode operating efficiency greater than 90% at most loads, the LM2662/LM2663 provides ideal performance for **² Applications** battery powered systems. The LM2662/LM2663 may Laptop Computers **be used as a positive voltage doubler.** • Laptop 2011 and a subset of the used as a positive voltage doubler.

Support & **[Community](#page-18-0)**

으리

• Cellular Phones The oscillator frequency can be lowered by adding an • Medical Instruments external capacitor to the OSC pin. Also, the OSC pin may be used to drive the LM2662/LM2663 with an Operational Amplifier Power Supplies

external clock. For LM2662, a frequency control (FC)

pin selects the oscillator frequency of 20 kHz or 150 pin selects the oscillator frequency of 20 kHz or 150 • Handheld Instruments kHz. For LM2663, an external shutdown (SD) pin replaces the FC pin. The SD pin can be used to disable the device and reduce the quiescent current to 10 μA. The oscillator frequency for LM2663 is 150 kHz.

Device Information[\(1\)](#page-0-0)

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (May 2013) to Revision E Page

Changes from Revision C (May 2013) to Revision D Page

• Changed layout of National Data Sheet to TI format ... [15](#page-14-0)

5 Pin Configuration and Functions

Pin Functions

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) OUT may be shorted to GND for one second without damage. However, shorting OUT to V+ may damage the device and should be avoided. Also, for temperatures above 85°C, OUT must not be shorted to GND or V+, or device may be damaged.
- (4) The maximum allowable power dissipation is calculated by using P_{DMax} = (T_{JMax} − T_A)/R_{θJA}, where T_{JMax} is the maximum junction temperature, T_A is the ambient temperature, and R_{θ_A} is the junction-to-ambient thermal resistance of the specified package.

6.2 Handling Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

6.5 Electrical Characteristics

Unless otherwise specified: $V+=5$ V, FC = Open, $C_1 = C_2 = 47$ µF.⁽¹⁾

(1) In the test circuit, capacitors C_1 and C_2 are 47-µF, 0.2- Ω maximum ESR capacitors. Capacitors with higher ESR will increase output resistance, reduce output voltage and efficiency.

(2) –40°C to 105°C

(3) $T_J = 25^{\circ}C$

(4) In doubling mode, when V_{out} > 5 V, minimum input high for shutdown equals V_{out} − 3 V.
(5) Specified output resistance includes internal switch resistance and capacitor ESR.

(6) For LM2663, the oscillator frequency is 150 kHz.

(7) The output switches operate at one half of the oscillator frequency, $f_{\text{OSC}} = 2f_{\text{SW}}$.

[LM2662,](http://www.ti.com/product/lm2662?qgpn=lm2662) [LM2663](http://www.ti.com/product/lm2663?qgpn=lm2663)

SNVS002E –JANUARY 1999–REVISED OCTOBER 2014 **www.ti.com**

6.6 Typical Performance Characteristics

(Circuit of [Figure](#page-8-1) 14 and [Figure](#page-8-2) 15)

Typical Performance Characteristics (continued)

(Circuit of [Figure](#page-8-1) 14 and [Figure](#page-8-2) 15)

[LM2662,](http://www.ti.com/product/lm2662?qgpn=lm2662) [LM2663](http://www.ti.com/product/lm2663?qgpn=lm2663)

SNVS002E –JANUARY 1999–REVISED OCTOBER 2014 **www.ti.com**

Typical Performance Characteristics (continued)

(Circuit of [Figure](#page-8-1) 14 and [Figure](#page-8-2) 15)

7 Parameter Measurement Information

Figure 14. LM2662 Test Circuit

Figure 15. LM2663 Test Circuit

8 Detailed Description

8.1 Overview

The LM2662/LM2663 contains four large CMOS switches which are switched in a sequence to invert the input supply voltage. Energy transfer and storage are provided by external capacitors. [Figure](#page-9-4) 16 illustrates the voltage conversion scheme. When S_1 and S_3 are closed, C_1 charges to the supply voltage V+. During this time interval switches S_2 and S_4 are open. In the second time interval, S_1 and S_3 are open and S_2 and S_4 are closed, C_1 is charging C_2 . After a number of cycles, the voltage across C_2 will be pumped to V+. Since the anode of C_2 is connected to ground, the output at the cathode of C₂ equals −(V+) assuming no load on C₂, no loss in the switches, and no ESR in the capacitors. In reality, the charge transfer efficiency depends on the switching frequency, the on-resistance of the switches, and the ESR of the capacitors.

Figure 16. Voltage Inverting Principle

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Changing Oscillator Frequency

For the LM2662, the internal oscillator frequency can be selected using the Frequency Control (FC) pin. When FC is open, the oscillator frequency is 20 kHz; when FC is connected to V+, the frequency increases to 150 kHz. A higher oscillator frequency allows smaller capacitors to be used for equivalent output resistance and ripple, but increases the typical supply current from 0.3 mA to 1.3 mA.

The oscillator frequency can be lowered by adding an external capacitor between OSC and GND (See typical performance characteristics). Also, in the inverter mode, an external clock that swings within 100 mV of V+ and GND can be used to drive OSC. Any CMOS logic gate is suitable for driving OSC. LV must be grounded when driving OSC. The maximum external clock frequency is limited to 150 kHz.

The switching frequency of the converter (also called the charge pump frequency) is half of the oscillator frequency.

> **NOTE** OSC cannot be driven by an external clock in the voltage-doubling mode.

Feature Description (continued)

Table 1. LM2662 Oscillator Frequency Selection

Table 2. LM2663 Oscillator Frequency Selection

8.4 Device Functional Modes

8.4.1 Shutdown Mode

For the LM2663, a shutdown (SD) pin is available to disable the device and reduce the quiescent current to 10 μA. Applying a voltage greater than 2 V to the SD pin will bring the device into shutdown mode. While in normal operating mode, the SD pin is connected to ground.

FXAS ISTRUMENTS

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LM2662/LM2663 CMOS charge-pump voltage converter inverts a positive voltage in the range of 1.5 V to 5.5 V to the corresponding negative voltage. The LM2662/LM2663 uses two low cost capacitors to provide 200 mA of output current without the cost, size, and EMI related to inductor based converters. With an operating current of only 300 μA and operating efficiency greater than 90% at most loads, the LM2662/LM2663 provides ideal performance for battery powered systems. The LM2662/LM2663 may also be used as a positive voltage doubler.

9.2 Typical Applications

9.2.1 Simple Negative Voltage Converter

Figure 17. Simple Negative Voltage Converter

9.2.1.1 Design Requirements

The main application of LM2662/LM2663 is to generate a negative supply voltage. The voltage inverter circuit uses only two external capacitors as shown in [Figure](#page-11-3) 17. The range of the input supply voltage is 1.5 V to 5.5 V. For a supply voltage less than 3.5 V, the LV pin must be connected to ground to bypass the internal regulator circuitry. This gives the best performance in low voltage applications. If the supply voltage is greater than 3.5 V, LV may be connected to ground or left open. The choice of leaving LV open simplifies the direct substitution of the LM2662/LM2663 for the LMC7660 Switched Capacitor Voltage Converter.

9.2.1.2 Detailed Design Procedure

The output characteristics of this circuit can be approximated by an ideal voltage source in series with a resistor. The voltage source equals $-(V+)$. The output resistance R_{out} is a function of the ON resistance of the internal MOS switches, the oscillator frequency, and the capacitance and ESR of C_1 and C_2 . Since the switching current charging and discharging C₁ is approximately twice as the output current, the effect of the ESR of the pumping capacitor C₁ is multiplied by four in the output resistance. The output capacitor C₂ is charging and discharging at a current approximately equal to the output current, therefore, its ESR only counts once in the output resistance. A good approximation is:

$$
R_{out} \cong 2R_{SW} + \frac{2}{f_{osc} \times C_1} + 4ESR_{C1} + ESR_{C2}
$$
\n
$$
\tag{1}
$$

where R_{SW} is the sum of the ON resistance of the internal MOS switches shown in the Voltage Inverting Principle.

High value, low ESR capacitors will reduce the output resistance. Instead of increasing the capacitance, the oscillator frequency can be increased to reduce the 2/(f_{osc} × C₁) term. Once this term is trivial compared with R_{SW} and ESRs, further increasing in oscillator frequency and capacitance will become ineffective.

[LM2662,](http://www.ti.com/product/lm2662?qgpn=lm2662) [LM2663](http://www.ti.com/product/lm2663?qgpn=lm2663) www.ti.com SNVS002E –JANUARY 1999–REVISED OCTOBER 2014

Typical Applications (continued)

The peak-to-peak output voltage ripple is determined by the oscillator frequency, and the capacitance and ESR of the output capacitor C_2 :

$$
V_{ripple} = \frac{l_l}{f_{osc} \times C_2} + 2 \times l_l \times ESR_{C2}
$$
 (2)

Again, using a low ESR capacitor will result in lower ripple.

9.2.1.2.1 Paralleling Devices

Any number of LM2662 devicess (or LM2663 devices) can be paralleled to reduce the output resistance. Each device must have its own pumping capacitor ${\sf C}_1$, while only one output capacitor ${\sf C}_{\sf out}$ is needed as shown in

Figure 18. Lowering Output Resistance by Paralleling Devices

9.2.1.2.2 Cascading Devices

Cascading the LM2662 devices (or LM2663 devices) is an easy way to produce a greater negative voltage (as shown in [Figure](#page-12-1) 19). If *n* is the integer representing the number of devices cascaded, the unloaded output voltage V_{out} is (−nV_{in}). The effective output resistance is equal to the weighted sum of each individual device:

$$
R_{out} = nR_{out_1} + \frac{n}{2}R_{out_2} + \dots + R_{out_n}
$$
\n(4)

A three-stage cascade circuit shown in [Figure](#page-13-0) 20 generates −3 V_{in}, from V_{in}.

Cascading is also possible when devices are operating in doubling mode. In [Figure](#page-13-1) 21, two devices are cascaded to generate $3 V_{in}$.

An example of using the circuit in [Figure](#page-13-0) 20 or [Figure](#page-13-1) 21 is generating +15 V or −15 V from a +5-V input.

Note that, the number of *n* is practically limited since the increasing of n significantly reduces the efficiency and increases the output resistance and output voltage ripple.

Figure 19. Increasing Output Voltage by Cascading Devices

Typical Applications (continued)

Figure 20. Generating −3 VIN From +VIN

Figure 21. Generating +3 V_{IN} **From +V_{IN}**

9.2.1.2.3 Regulating V_{OUT}

It is possible to regulate the output of the LM2662/LM2663 by use of a low dropout regulator (such as LP2986). The whole converter is depicted in [Figure](#page-13-2) 22. This converter can give a regulated output from −1.5 V to −5.5 V by choosing the proper resistor ratio:

$$
V_{out} = V_{ref} \left(1 + \frac{R_1}{100 \text{ k}} \right)
$$

where

$$
V_{ref} = 1.23 V
$$
 (5)

The error flag on pin 7 of the LP2986 goes low when the regulated output at pin 5 drops by about 5% below nominal. The LP2986 can be shutdown by taking pin 8 low. The less than 1 μA quiescent current in the shutdown mode is favorable for battery powered applications.

Figure 22. Combining LM2662/LM2663 With LP2986 to Make a Negative Adjustable Regulator

Also, as shown in [Figure](#page-14-1) 23 by operating the LM2662/LM2663 in voltage doubling mode and adding a low dropout regulator (such as LP2986) at the output, we can get +5 V output from an input as low as +3.3 V.

Typical Applications (continued)

Figure 23. Generating +5 V From +3.3 V Input Voltage

9.2.1.3 Application Curves

SNVS002E –JANUARY 1999–REVISED OCTOBER 2014 **www.ti.com**

Typical Applications (continued)

9.2.2 Positive Voltage Doubler

Figure 27. Positive Voltage Doubler

9.2.2.1 Design Requirements

The LM2662/LM2663 can operate as a positive voltage doubler (as shown in [Figure](#page-15-1) 27). The doubling function is achieved by reversing some of the connections to the device.

9.2.2.2 Detailed Design Procedure

The input voltage is applied to the GND pin with an allowable voltage from 2.5 V to 5.5 V. The V+ pin is used as the output. The LV pin and OUT pin must be connected to ground. The OSC pin can not be driven by an external clock in this operation mode. The unloaded output voltage is twice of the input voltage and is not reduced by the diode D_1 's forward drop.

The Schottky diode D₁ is only needed for start-up. The internal oscillator circuit uses the V+ pin and the LV pin (connected to ground in the voltage doubler circuit) as its power rails. Voltage across V+ and LV must be larger than 1.5 V to insure the operation of the oscillator. During start-up, D₁ is used to charge up the voltage at V+ pin to start the oscillator; also, it protects the device from turning-on its own parasitic diode and potentially latchingup. Therefore, the Schottky diode D_1 should have enough current carrying capability to charge the output capacitor at start-up, as well as a low forward voltage to prevent the internal parasitic diode from turning-on. A Schottky diode like 1N5817 can be used for most applications. If the input voltage ramp is less than 10 V/ms, a smaller Schottky diode like MBR0520LT1 can be used to reduce the circuit size.

9.2.2.3 Application Curves

See *[Application](#page-14-2) Curves* section.

9.2.3 Splitting V_{IN} in Half

Figure 28. Splitting V_{IN} in Half

9.2.3.1 Design Requirements

Another interesting application shown in [Figure](#page-15-2) 28 is using the LM2662/LM2663 as a precision voltage divider. Since the off-voltage across each switch equals $V_{\text{IN}}/2$, the input voltage can be raised to +11 V.

Typical Applications (continued)

9.2.3.2 Detailed Design Procedure

As discussed in the *Simple Negative Voltage [Converter](#page-11-4)* section, the output resistance and ripple voltage are dependent on the capacitance and ESR values of the external capacitors. The output voltage drop is the load current times the output resistance, and the power efficiency is

$$
\eta = \frac{P_{out}}{P_{in}} = \frac{l_L^{2} R_L}{l_L^{2} R_L + l_L^{2} R_{out} + l_Q(V+)}
$$
(6)

Where I_Q(V+) is the quiescent power loss of the IC device, and I_L²R_{OUT} is the conversion loss associated with the switch on-resistance, the two external capacitors and their ESRs.

Low ESR capacitors are recommended for both capacitors to maximize efficiency, reduce the output voltage drop and voltage ripple. For convenience, C_1 and C_2 are usually chosen to be the same.

The output resistance varies with the oscillator frequency and the capacitors. In [Figure](#page-14-3) 26, the output resistance vs. oscillator frequency curves are drawn for four difference capacitor values. At very low frequency range, capacitance plays the most important role in determining the output resistance. Once the frequency is increased to some point (such as 100 kHz for the 47-μF capacitors), the output resistance is dominated by the ON resistance of the internal switches and the ESRs of the external capacitors. A low value, smaller size capacitor usually has a higher ESR compared with a bigger size capacitor of the same type. Ceramic capacitors can be chosen for their lower ESR. As shown in [Figure](#page-14-3) 26, in higher frequency range, the output resistance using the 10-μF ceramic capacitors is close to these using higher value tantalum capacitors.

9.2.3.3 Application Curves

See *[Application](#page-14-2) Curves* section.

10 Power Supply Recommendations

The LM2662/LM2663 is designed to operate from as an inverter over an input voltage supply range between 1.5 V and 5.5 V when the LV pin is grounded. This input supply must be well regulated and capable to supply the required input current. If the input supply is located far from the LM2662/LM2663 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

11 Layout

11.1 Layout Guidelines

The high switching frequency and large switching currents of the LM2662/LM2663 make the choice of layout important. The following steps should be used as a reference to ensure the device is stable and maintains proper LED current regulation across its intended operating voltage and current range

- Place C_{IN} on the top layer (same layer as the LM2662/2663) and as close to the device as possible. Connecting the input capacitor through short, wide traces to both the V+ and GND pins reduces the inductive voltage spikes that occur during switching which can corrupt the V+ line.
- Place C_{OUT} on the top layer (same layer as the LM2662/2663) and as close as possible to the OUT and GND pin. The returns for both C_{IN} and C_{OUT} should come together at one point, as close to the GND pin as possible. Connecting C_{OUT} through short, wide traces reduce the series inductance on the OUT and GND pins that can corrupt the V_{OUT} and GND lines and cause excessive noise in the device and surrounding circuitry.
- Place C_1 on the top layer (same layer as the LM2662/2663) and as close to the device as possible. Connect the flying capacitor through short, wide traces to both the CAP+ and CAP– pins.

11.2 Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

[Table](#page-18-7) 3 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

12.3 Trademarks

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated