

LM555QML Timer

 Check for Samples: [LM555QML](#)

FEATURES

- Direct Replacement for SE555/NE555
- Timing from Microseconds through Hours
- Operates in Both Astable and Monostable Modes
- Adjustable Duty Cycle
- Output can Source or Sink 200 mA
- Output and Supply TTL Compatible
- Temperature Stability Better than 0.005% per °C
- Normally On and Normally Off Output

APPLICATIONS

- Precision Timing
- Pulse Generation
- Sequential Timing
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position Modulation
- Linear Ramp Generator

CONNECTION DIAGRAM




Figure 1. Dual-In-Line Package

DESCRIPTION

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200mA or drive TTL circuits.





Figure 2. Metal Can Package



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

SCHEMATIC DIAGRAM



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply Voltage		+18V	
Power Dissipation ⁽²⁾	Metal Can	760 mW	
	CDIP	1180 mW	
Operating Temperature Range		-55°C ≤ T _A ≤ +125°C	
Maximum Junction Temperature (T _{Jmax})		+150°C	
Storage Temperature Range		-65°C ≤ T _A ≤ +150°C	
Soldering Information (Soldering 10 Seconds)		260°C	
Thermal Resistance	θ _{JA}	CDIP Still Air	125°C/W
		CDIP 500LF / Min Air Flow	71°C/W
		Metal Can Still Air	176°C/W
		Metal Can 500LF / Min Air Flow	96°C/W
	θ _{JC}	CDIP	20°C/W
		Metal Can	42°C/W
ESD Tolerance ⁽³⁾		500V	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_{Dmax} = (T_{Jmax} - T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower.
- (3) Human body model, 1.5kΩ in series with 100pF.

Table 1. QUALITY CONFORMANCE INSPECTION

Subgroup	Description	Temp °C
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55
12	Settling time at	25
13	Settling time at	125
14	Settling time at	-55

ELECTRICAL CHARACTERISTICS- DC PARAMETERS

The following conditions apply to all the following parameters, unless otherwise specified.

DC: $+5V \leq V_{CC} \leq +15V$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
I_{CCL}	Supply Current Low State	$V_{CC} = 5V, R_L = \infty$			5.0	mA	1
		$V_{CC} = 15V, R_L = \infty$			12.0	mA	1
		$V_{CC} = 18V, R_L = \infty,$ $V_2 = V_6 = 18V$			18.5	mA	1
I_{L7}	Leakage Current Pin 7	$V_{CC} = 18V, V_7 = 18V,$ $V_2 = V_6 = 0$			100	nA	1
V_{Sat}	Saturation Voltage Pin 7	$V_{CC} = 15V, I_7 = 15mA,$ $V_2 = V_6 = 12V$	See (1)		240	mV	1
		$V_{CC} = 4.5V, I_7 = 4.5mA$	See (1)		80	mV	1
V_{CO}	Control Voltage	$V_{CC} = 5V,$ $V_2 = V_6 = 4V$		2.9	3.8	V	1, 2, 3
		$V_{CC} = 15V,$ $V_2 = V_6 = 12V$		9.6	10.4	V	1, 2, 3
V_{Th}	Threshold Voltage			9.5	10.5	V	1
I_{Th}	Threshold Current	$V_6 = V_{Th}, V_2 = 7.5V,$ $V_{Th} = V_{Th}$ Test Measured Value	See (2)		250	nA	1
I_{Trig}	Trigger Current	$V_2 = 0$			500	nA	1
V_{Trig}	Trigger Voltage	$V_{CC} = 15V$		4.8	5.2	V	1
				3.0	6.0	V	2, 3
		$V_{CC} = 5V$	See (3)	1.45	1.9	V	1, 2, 3
I_{Reset}	Reset Current	$V_2 = V_6 = Gnd$			0.4	mA	1
V_{Reset}	Reset Voltage			0.4	1.0	V	1

(1) No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.

(2) This will determine the maximum value of $R_A + R_B$ for 15V operation. The maximum total ($R_A + R_B$) is 20M Ω .

(3) Ensured by tests at $V_{CC} = 15V$.

ELECTRICAL CHARACTERISTICS- DC PARAMETERS (continued)

The following conditions apply to all the following parameters, unless otherwise specified.

DC: $+5V \leq V_{CC} \leq +15V$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
V _{OL}	Output Voltage Drop Low	V _{CC} = 5V, I _{Sink} = +8mA, V ₇ = 5V, V ₆ = 5V			250	mV	1, 2, 3
		V _{CC} = 15V, I _{Sink} = +10mA, V ₂ = V ₆ = 15V			150	mV	1
					250	mV	2, 3
		V _{CC} = 15V, I _{Sink} = +50mA, V ₂ = V ₆ = 15V			500	mV	1
					800	mV	2, 3
		V _{CC} = 15V, I _{Sink} = +85mA, V ₂ = V ₆ = 15V			2.2	V	1, 2, 3
V _{OH}	Output Voltage Drop High	V _{CC} = 15V, I _{Source} = 85mA		13		V	1
				12.7 5		V	2, 3
		V _{CC} = 5V, I _{Source} = 85mA		3		V	1
				2.75		V	2, 3
A _f	A Stable Frequency		See (4)	45	51	KHz	1
tE	Timing Error	V _{CC} = 5V	See (4)		±2	%	1, 2, 3
		V _{CC} = 15V, 1KΩ ≤ R _A ≤ 100KΩ, Timing error decreases with an increase in V _{CC}	See (4)		±2	%	1, 2, 3
ΔtE / ΔV _{CC}	Timing Drift with Supply	5V ≤ V _{CC} ≤ 15V	See (4)		0.2	% / V	1, 2, 3

(4) Ensured parameter, not tested.

ELECTRICAL CHARACTERISTICS AC PARAMETERS

The following conditions apply to all the following parameters, unless otherwise specified.

AC: $+5V \leq V_{CC} \leq +15V$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
tR	Rise Time	V _{Trig} = 5V	See (1)		250	nS	9, 10
			See (1)		400	nS	11
tF	Fall Time	V _{Trig} = 5V	See (1)		250	nS	9, 10
			See (1)		400	nS	11

(1) Ensured parameter, not tested.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.








Figure 8.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)



APPLICATIONS INFORMATION

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 13). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than $1/3 V_{CC}$ to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.





Figure 13. Monostable

The voltage across the capacitor then increases exponentially for a period of $t = 1.1 R_A C$, at the end of which time the voltage equals $2/3 V_{CC}$. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 14 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply.



$V_{CC} = 5V$
 TIME = 0.1 ms/DIV.
 $R_A = 9.1k\Omega$
 $C = 0.01\mu F$

Top Trace: Input 5V/Div.
 Middle Trace: Output 5V/Div.
 Bottom Trace: Capacitor Voltage 2V/Div.

Figure 14. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least $10\mu s$ before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to V_{CC} to avoid any possibility of false triggering.

Figure 15 is a nomograph for easy determination of R, C values for various time delays.

NOTE

In monostable operation, the trigger should be driven high before the end of timing cycle.




Figure 15. Time Delay

ASTABLE OPERATION

If the circuit is connected as shown in Figure 16 (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.





Figure 16. Astable

In this mode of operation, the capacitor charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 17 shows the waveforms generated in this mode of operation.



$V_{CC} = 5V$
 TIME = 20 μ s/DIV.
 $R_A = 3.9k\Omega$
 $R_B = 3k\Omega$
 $C = 0.01\mu F$

Top Trace: Output 5V/Div.
 Bottom Trace: Capacitor Voltage 1V/Div.

Figure 17. Astable Waveforms

The charge time (output high) is given by:

$$t_1 = 0.693 (R_A + R_B) C \tag{1}$$

And the discharge time (output low) by:

$$t_2 = 0.693 (R_B) C \tag{2}$$

Thus the total period is:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C \tag{3}$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C} \tag{4}$$

Figure 18 may be used for quick determination of these RC values.

The duty cycle is:

$$D = \frac{R_B}{R_A + 2R_B} \tag{5}$$





Figure 18. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of [Figure 13](#) can be used as a frequency divider by adjusting the length of the timing cycle. [Figure 19](#) shows the waveforms generated in a divide by three circuit.



$V_{CC} = 5V$
 $TIME = 20\mu s/DIV.$
 $R_A = 9.1k\Omega$
 $C = 0.01\mu F$

Top Trace: Input 4V/Div.
 Middle Trace: Output 2V/Div.
 Bottom Trace: Capacitor 2V/Div.

Figure 19. Frequency Divider

PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. [Figure 20](#) shows the circuit, and in [Figure 21](#) are some waveform examples.





Figure 20. Pulse Width Modulator



$V_{CC} = 5V$ Top Trace: Modulation 1V/Div.
 TIME = 0.2 ms/DIV. Bottom Trace: Output Voltage 2V/Div.
 $R_A = 9.1k\Omega$
 $C = 0.01\mu F$

Figure 21. Pulse Width Modulator

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 22, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 23 shows the waveforms generated for a triangle wave modulation signal.





Figure 22. Pulse Position Modulator



$V_{CC} = 5V$ Top Trace: Modulation Input 1V/Div.
 TIME = 0.1 ms/DIV. Bottom Trace: Output 2V/Div.
 $R_A = 3.9k\Omega$
 $R_B = 3k\Omega$
 $C = 0.01\mu F$

Figure 23. Pulse Position Modulator

LINEAR RAMP

When the pull resistor, R_A , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 24 shows a circuit configuration that will perform this function.




Figure 24. Linear Ramp Circuit Configuration

Figure 25 shows waveforms generated by the linear ramp.

The time interval is given by:


$$T = \frac{2/3 V_{CC} R_E (R_1 + R_2) C}{R_1 V_{CC} - V_{BE} (R_1 + R_2)}$$

$$V_{BE} \cong 0.6V$$

(6)

$$V_{BE} \cong 0.6V$$

(7)



$V_{CC} = 5V$
 TIME = 20µs/DIV.
 $R_1 = 47k\Omega$
 $R_2 = 100k\Omega$
 $R_E = 2.7 k\Omega$
 $C = 0.01 \mu F$

Top Trace: Input 3V/Div.
 Middle Trace: Output 5V/Div.
 Bottom Trace: Capacitor Voltage 1V/Div.

Figure 25. Linear Ramp

50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle, the resistors R_A and R_B may be connected as in Figure 26. The time period for the output high is the same as previous, $t_1 = 0.693 R_A C$. For the output low it is $t_2 =$

$$\left[(R_A R_B) / (R_A + R_B) \right] C \ln \left[\frac{R_B - 2R_A}{2R_B - R_A} \right]$$

(8)

Thus the frequency of oscillation is

$$f = \frac{1}{t_1 + t_2}$$

(9)




Figure 26. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if R_B is greater than $1/2 R_A$ because the junction of R_A and R_B cannot bring pin 2 down to $1/3 V_{CC}$ and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is $0.1\mu\text{F}$ in parallel with $1\mu\text{F}$ electrolytic.

Lower comparator storage time can be as long as $10\mu\text{s}$ when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to $10\mu\text{s}$ minimum.

Delay time reset to output is $0.47\mu\text{s}$ typical. Minimum reset pulse width must be $0.3\mu\text{s}$, typical.

Pin 7 current switches within 30ns of the output (pin 3) voltage.

Table 2. REVISION HISTORY

Date Released	Revision	Section	Originator	Changes
08/04/05	A	New Release to corporate format	L. Lytle	1 MDS datasheet converted into once datasheet in the corporate format. Removed drift endpoints since not performed on 883 product. MNLM555-X Rev 0B0 to be archived
04/10/06	B	Ordering Information Table	R. Malone	NS Package Number and Description was referenced incorrectly. Revision A will be Archived.
07/25/06	C	APPLICATIONS INFORMATION	R. Malone	Correct a typo in the paragraph after Figure 13 (change the word internal to interval) to reflect same change made to Commercial data sheet. Revision B will be Archived.
04/01/13	C	All		Changed layout of National Data Sheet to TI format.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM555H/883	ACTIVE	TO-99	LMC	8	20	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM555H/883 Q ACO LM555H/883 Q >T	Samples
LM555J/883	ACTIVE	CDIP	NAB	8	40	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM555J /883 Q ACO /883 Q >T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM555J/883	NAB	CDIP	8	40	506.98	15.24	13440	NA

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
LM555H/883	LMC	TO-CAN	8	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54

NAB0008A



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS




J08A (Rev M)

EXAMPLE BOARD LAYOUT

LMC0008A

TO-CAN - 5.72 mm max height

TRANSISTOR OUTLINE



LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE: 12X

4220610/B 09/2024

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated