











LMH6601, LMH6601-Q1

SNOSAK9F-JUNE 2006-REVISED JUNE 2015

# LMH6601 and LMH6601-Q1 250-MHz, 2.4-V CMOS Operational Amplifier With Shutdown

#### Features

- LMH6601-Q1 Qualified for Automotive **Applications** 
  - AEC-Q100 Grade 3
  - -40°C to 85°C Ambient Operating Temperature Range
- $V_S = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, A_V = 2 \text{ V/V}, R_1 = 150 \Omega \text{ to}$ V<sup>-</sup>, Unless Specified
- 125 MHz -3 dB Small Signal Bandwidth
- 75 MHz -3 dB Large Signal Bandwidth
- 30 MHz Large Signal 0.1-dB Gain Flatness
- 260 V/µs Slew Rate
- 0.25%/0.25° Differential Gain and Differential Phase
- Rail-to-Rail Output
- 2.4-V to 5.5-V Single-Supply Operating Range
- 6-Pin SC70 Package

## **Applications**

- Video Amplifiers
- Charge Amplifiers
- Set-Top Boxes
- Sample and Holds
- Transimpedance Amplifiers
- Line Drivers
- High-Impedance Buffers
- Automotive

### 3 Description


The LMH6601 device is a low-voltage (2.4 V to 5.5 V), high-speed voltage feedback operational amplifier suitable for use in a variety of consumer and industrial applications. With a bandwidth of 125 MHz at a gain of +2 and ensured high-output current of 100 mA, the LMH6601 is an ideal choice for video line driver applications, including HDTV. Low-input bias current (50 pA maximum), rail-to-rail output, and low current noise allow the use of the LMH6601 in industrial applications various transimpedance amplifiers, active filters, or highimpedance buffers. The LMH6601 is an attractive solution for systems which require high performance at low supply voltages. The LMH6601 is available in a 6-pin SC70 package, and includes a micropower shutdown feature.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LMH6601	0070 (6)	2.00 mm 1.25 mm		
LMH6601-Q1	SC70 (6)	2.00 mm × 1.25 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Response at a Gain of +2 for Various Supply Voltages





## **Table of Contents**

1	Features 1		7.1 Overview	20
2	Applications 1		7.2 Feature Description	20
3	Description 1		7.3 Device Functional Modes	<mark>2</mark> 1
4	Revision History2	8	Application and Implementation	23
5	Pin Configuration and Functions3		8.1 Application Information	23
6	Specifications		8.2 Typical Application	29
U	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	32
	6.2 ESD Ratings - for LMH6601	10	Layout	32
	6.3 ESD Ratings - for LMH6601-Q1		10.1 Layout Guidelines	32
	6.4 Recommended Operating Conditions		10.2 Layout Examples	32
	6.5 Thermal Information	11	Device and Documentation Support	33
	6.6 Electrical Characteristics, 5 V		11.1 Documentation Support	33
	6.7 Electrical Characteristics, 3.3 V		11.2 Related Links	33
	6.8 Electrical Characteristics, 2.7 V		11.3 Community Resources	33
	6.9 Switching Characteristics, 5 V		11.4 Trademarks	33
	6.10 Switching Characteristics, 3.3 V		11.5 Electrostatic Discharge Caution	33
	6.11 Switching Characteristics, 2.7 V		11.6 Glossary	33
	6.12 Typical Characteristics	12	Mechanical, Packaging, and Orderable	
7	Detailed Description		Information	33
-				

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision E (March 2013) to Revision F	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Removed I <sub>OS</sub> over temperature limit in <i>Electrical Characteristics</i> , 2.7 V	8
•	Moved the SAG Compensation section to the Typical Application section.	25
<u>•</u>	Changed section titled Other Applications to Charge Preamplifier	28
CI	hanges from Revision D (March 2013) to Revision E	Page
•	Changed layout of National Data Sheet to TI format	1

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



## 5 Pin Configuration and Functions



#### Pin Functions

PIN		1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	OUTPUT	0	Output
2	V <sup>-</sup>	I	Negative supply
3	+IN	1	Noninverting input
4	-IN	I	Inverting input
5	SD	I	Shutdown
6	V <sup>+</sup>	I	Positive supply

## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>IN</sub> Differential			±2.5	V	
Input Current <sup>(2)</sup>	±10		mA		
Output Current			200 mA <sup>(3)</sup>	mA	
Supply Voltage (V <sup>+</sup> – V <sup>-</sup> )	$(V^+ - V^-)$ 6		V		
Voltage at Input/Output Pins	oltage at Input/Output Pins		V++0.5, V <sup>-</sup> −0.5	V	
Junction Temperature			150	°C	
Coldoring Information	Infrared or Convection (20 sec.)		235		
Soldering Information	Wave Soldering (10 sec.)		260	°C	
Storage Temperature		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings - for LMH6601

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> Human Body Model, applicable std. MIL-STD-883, Method 3015.7.

<sup>(2)</sup> Negative input current implies current flowing out of the device.

<sup>(3)</sup> The maximum continuous output current (I<sub>OUT</sub>) is determined by device power dissipation limitations.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.3 ESD Ratings - for LMH6601-Q1

			VALUE	UNIT
V	Flootrootatio disaborge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.4 Recommended Operating Conditions<sup>(1)</sup>

	MIN	MAX	UNIT
Supply Voltage (V <sup>+</sup> – V <sup>-</sup> )	2.4	5.5	V
Operating Temperature	-40	85	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.5 Thermal Information

(4)	LMH6601, LMH6601-Q1	
THERMAL METRIC <sup>(1)</sup>	DCK (SC70)	UNIT
	6 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	414	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.6 Electrical Characteristics, 5 V

Single-Supply with  $V_S = 5 \text{ V}$ ,  $A_V = +2$ ,  $R_F = 604 \Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_I = 150 \Omega$  to  $V^-$  unless otherwise specified. (1)

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(2)</sup>	MAX <sup>(2)</sup>	UNIT
FREQUENCY	Y DOMAIN RESPONSE					
SSBW	O JD Dood width Occall O'coal	$V_{OUT} = 0.25 V_{PP}$		130		N.41.1-
SSBW_1	-3-dB Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}, A_V = +1$		250		MHz
Peak	Peaking	$V_{OUT} = 0.25 V_{PP}, A_V = +1$		2.5		dB
Peak_1	Peaking	$V_{OUT} = 0.25 V_{PP}$		0		dB
LSBW	-3-dB Bandwidth Large Signal	V <sub>OUT</sub> = 2 V <sub>PP</sub>		81		MHz
Peak_2	Peaking	V <sub>OUT</sub> = 2 V <sub>PP</sub>		0		dB
0.1 dB BW	0.1-dB Bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>		30		MHz
GBWP_1k	Onia Banda idib Banda d	Unity Gain, $R_L = 1 \text{ k}\Omega \text{ to } V_S/2$		155		N.41.1-
GBWP_150	Gain Bandwidth Product	Unity Gain, $R_L = 150 \Omega$ to $V_S/2$		125		MHz
A <sub>VOL</sub>	Large Signal Open-Loop Gain	0.5 V < V <sub>OUT</sub> < 4.5 V	56	66		dB
PBW	Full Power BW	$-1$ dB, $A_V = +4$ , $V_{OUT} = 4.2 V_{PP}$ , $R_L = 150 \Omega$ to $V_S/2$		30		MHz
DG	Differential Gain	4.43 MHz, 1.7 V $\leq$ V <sub>OUT</sub> $\leq$ 3.3 V, R <sub>L</sub> = 150 Ω to V <sup>-</sup>		0.06%		
DP	Differential Phase	4.43 MHz, 1.7 V $\leq$ V <sub>OUT</sub> $\leq$ 3.3 V R <sub>L</sub> = 150 Ω to V <sup>-</sup>		0.10		deg
TIME DOMA	IN RESPONSE					
OS	Overshoot	0.25-V Step		10%		
C <sub>L</sub>	Capacitor Load Tolerance	$A_V = -1$ , 10% Overshoot, 75 $\Omega$ in Series		50		pF

<sup>(1)</sup> Electrical Characteristics, 5 V values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

<sup>(2)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.



### **Electrical Characteristics, 5 V (continued)**

Single-Supply with  $V_S = 5$  V,  $A_V = +2$ ,  $R_F = 604$   $\Omega$ ,  $\overline{SD}$  tied to V<sup>+</sup>,  $V_{OUT} = V_S/2$ ,  $R_L = 150$   $\Omega$  to V<sup>-</sup> unless otherwise specified. (1)

	PARAMETER	TEST C	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(2)</sup>	MAX <sup>(2)</sup>	UNIT
DISTORTION	N and NOISE PERFORMANCE						
HD2		2 V <sub>PP</sub> , 10 MHz			-56		
HD2_1	Harmonic Distortion (2 <sup>nd</sup> )	4 V <sub>PP</sub> , 10 MHz, R <sub>L</sub>	= 1 kΩ to V <sub>S</sub> /2		-61		dBc
HD3		2 V <sub>PP</sub> , 10 MHz			-73		
HD3_1	Harmonic Distortion (3 <sup>rd</sup> )	4 V <sub>PP</sub> , 10 MHz, R <sub>L</sub>	= 1 kΩ to V <sub>S</sub> /2		-64		dBc
THD	Total Harmonic Distortion	4 V <sub>PP</sub> , 10 MHz, R <sub>L</sub>			-58		
V <sub>N1</sub>		>10 MHz	<del>-</del>		7		
V <sub>N2</sub>	Input Voltage Noise	1 MHz			10		nV/√ <del>Hz</del>
I <sub>N</sub>	Input Current Noise	>1 MHz			50		fA/√Hz
STATIC, DC	PERFORMANCE	1					
.,					±1	±2.4	.,
$V_{IO}$	Input Offset Voltage	At temperature extr	emes			±5	mV
DV <sub>IO</sub>	Input Offset Voltage Average Drift	See (3)			-5		μV/°C
I <sub>B</sub>	Input Bias Current	See (4)			5	50	pА
Ios	Input Offset Current	See (4)			2	25	pА
R <sub>IN</sub>	Input Resistance	$0 \text{ V} \le \text{V}_{\text{IN}} \le 3.5 \text{ V}$			10		ΤΩ
C <sub>IN</sub>	Input Capacitance				1.3		pF
	Davids and Davids Occupated Davids of the			55	59		
+PSRR	Positive Power Supply Rejection Ratio	DC	At temperature extremes	51			dB
	Negative Dawer Cumply Dejection			53	61		
-PSRR	Negative Power Supply Rejection Ratio	DC	At temperature extremes	50			dB
				56	68		
CMRR	Common-Mode Rejection Ratio	DC	At temperature extremes	53			dB
CMVR	Input Voltage Range	CMRR > 50 dB (At extremes)	temperature	V <sup>-</sup> – 0.20	-	V <sup>+</sup> – 1.5	V
		Normal Operation			9.6	11.5	
I <sub>cc</sub>	Supply Current	Normal Operation V <sub>OUT</sub> = V <sub>S</sub> /2	At temperature extremes			13.5	mA
		Shutdown SD tied to ≤ 0.5 V (	5)		100		nA
				-210	-190		
VOH1		$R_L = 150 \Omega \text{ to V}^-$	At temperature extremes	-480			
VOH2	Output High Voltage	$R_L = 75 \Omega \text{ to } V_S/2$	<del>'</del>		-190		mV
	(Notative to v )			-60	-12		
VOH3	(Relative to V <sup>+</sup> )	$R_L = 10 \text{ k}\Omega \text{ to V}^-$	At temperature extremes	-110			

Drift determined by dividing the change in parameter at temperature extremes by the total temperature change. This parameter is ensured by design and/or characterization and is not tested in production.

SD logic is CMOS compatible. To ensure proper logic level and to minimize power supply current, SD should typically be less than 10% of total supply voltage away from either supply rail.



### **Electrical Characteristics, 5 V (continued)**

Single-Supply with  $V_S = 5 \text{ V}$ ,  $A_V = +2$ ,  $R_F = 604 \Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150 \Omega$  to  $V^-$  unless otherwise specified. (1)

	PARAMETER	TEST CO	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(2)</sup>	MAX <sup>(2)</sup>	UNIT
					5	45	
VOL1		$R_L = 150 \Omega \text{ to V}^-$	At temperature extremes			125	
VOL2	Output Low Voltage (Relative to V <sup>-</sup> )	$R_L = 75 \Omega \text{ to } V_S/2$			120		mV
	(relative to v)				5	45	
VOL3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$	At temperature extremes			125	
		V <sub>OUT</sub> < 0.6 V from	Source		150		
Io	Output Current	Respective Supply	Sink		180		mA
I <sub>O</sub> _1	- Culput Current	$V_{OUT} = V_{S}/2,$ $V_{ID} = \pm 18 \text{ mV}^{(6)}$		±100			IIIZ
Load	Output Load Rating	THD < $-30$ dBc, f = $R_L$ tied to $V_S/2$ , $V_{OL}$	,		20		Ω
R <sub>O</sub> _Enabled	Output Resistance	Enabled, A <sub>V</sub> = +1			0.2		Ω
R <sub>O</sub> _Disabled	Output Resistance	Shutdown			>100		МΩ
C <sub>O</sub> _Disabled	Output Capacitance	Shutdown			5		pF
MISCELLANE	EOUS PERFORMANCE	•		·		·	
VDMAX	Voltage Limit for Disable (Pin 5)	See (5) (At tempera	ture extremes)	0		0.5	V
VDMIN	Voltage Limit for Enable (Pin 5)	See (5) (At tempera	ture extremes)	4.5		5	V
Ii	Logic Input Current (Pin 5)	<del>SD</del> = 5 V <sup>(5)</sup>			10		pА
V_glitch	Turnon Glitch				2.2		V
Isolation <sub>OFF</sub>	Off Isolation	1 MHz, $R_L = 1 k\Omega$			60		dB

<sup>(6) &</sup>quot;V<sub>ID</sub>" is input differential voltage (input overdrive).

#### 6.7 Electrical Characteristics, 3.3 V

Single-Supply with  $V_S = 3.3 \text{ V}$ ,  $A_V = +2$ ,  $R_F = 604\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150 \Omega$  to  $V^-$  unless otherwise specified. (1)

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup> TYP <sup>(2)</sup> MAX <sup>(2)</sup>	UNIT
FREQUENCY	DOMAIN RESPONSE			
SSBW	2 dD Dondwidth Cmall Cianal	V <sub>OUT</sub> = 0.25 V <sub>PP</sub>	125	NAL I-
SSBW_1	-3-dB Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}, A_V = +1$	250	MHz
Peak	Peaking	$V_{OUT} = 0.25 V_{PP}, A_V = +1$	3	dB
Peak_1	Peaking	$V_{OUT} = 0.25 V_{PP}$	0.05	dB
LSBW	-3-dB Bandwidth Large Signal	V <sub>OUT</sub> = 2 V <sub>PP</sub>	75	MHz
Peak_2	Peaking	V <sub>OUT</sub> = 2 V <sub>PP</sub>	0	dB
0.1 dB BW	0.1-dB Bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>	30	MHz
GBWP_1k	Caia Baadhiidth Baadhat	Unity Gain, $R_L = 1 \text{ k}\Omega$ to $V_S/2$	115	N41.1-
GBWP_150	Gain Bandwidth Product	Unity Gain, $R_L = 150 \Omega$ to $V_S/2$	105	MHz
A <sub>VOL</sub>	Large Signal Open-Loop Gain	0.3 V < V <sub>OUT</sub> < 3 V	56 67	dB
PBW	Full Power BW	-1 dB, A <sub>V</sub> = +4, V <sub>OUT</sub> = 2.8 V <sub>PP</sub> , R <sub>L</sub> = 150 Ω to V <sub>S</sub> /2	30	MHz
DG	Differential Gain	4.43 MHz, 0.85 V $\leq$ V <sub>OUT</sub> $\leq$ 2.45 V, R <sub>L</sub> = 150 Ω to V <sup>-</sup>	0.06%	
DP	Differential Phase	4.43 MHz, 0.85 V $\leq$ V <sub>OUT</sub> $\leq$ 2.45 V R <sub>L</sub> = 150 Ω to V <sup>-</sup>	0.23	deg

<sup>(1)</sup> Electrical Characteristics, 3.3 V values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated

<sup>(2)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.



### **Electrical Characteristics, 3.3 V (continued)**

Single-Supply with  $V_s = 3.3 \text{ V}$ ,  $A_{V_s} = +2$ ,  $R_E = 604\Omega$ ,  $\overline{\text{SD}}$  tied to  $V^+$ ,  $V_{OUT} = V_s/2$ ,  $R_I = 150 \Omega$  to  $V^-$  unless otherwise specified. (1)

	PARAMETER	TEST C	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(2)</sup>	MAX <sup>(2)</sup>	UNIT
TIME DOMA	IN RESPONSE						
OS	Overshoot	0.25-V Step			10%		
C <sub>L</sub>	Capacitor Load Tolerance	$A_V = -1$ , 10% Ove	rshoot, 82 Ω in Series		50		pF
DISTORTIO	N and NOISE PERFORMANCE	1					-
HD2		2 V <sub>PP</sub> , 10 MHz			-61		
HD2_1	Harmonic Distortion (2 <sup>nd</sup> )	2 V <sub>PP</sub> , 10 MHz R <sub>L</sub> = 1 k $\Omega$ to V <sub>S</sub> /2			-79		dBc
HD3		2 V <sub>PP</sub> , 10 MHz			-53		
HD3_2	Harmonic Distortion (3 <sup>rd</sup> )	$2 \text{ V}_{PP}$ , $10 \text{ MHz}$ $R_L = 1 \text{ k}\Omega \text{ to V}_S/2$			-69		dBc
THD	Total Harmonic Distortion	2 $V_{PP}$ , 10 MHz $R_L = 1 k\Omega$ to $V_S/2$			-66		dBc
V <sub>N1</sub>	Innut Valta an Nainn	>10 MHz			7		>//:/\_
V <sub>N2</sub>	Input Voltage Noise	1 MHz			10		nV/√Hz
I <sub>N</sub>	Input Current Noise	>1 MHz			50		fA/√Hz
STATIC, DO	PERFORMANCE						
	Langet Office t Mallage				±1	±2.6	
$V_{IO}$	Input Offset Voltage	At temperature extremes				±5.5	mV
DV <sub>IO</sub>	Input Offset Voltage Average Drift	See (3)			-4.5		μV/°C
I <sub>B</sub>	Input Bias Current	See (4)			5	50	pА
Ios	Input Offset Current	See (4)			2	25	pА
R <sub>IN</sub>	Input Resistance	0 V ≤ V <sub>IN</sub> ≤ 1.8 V			15		ΤΩ
C <sub>IN</sub>	Input Capacitance				1.4		pF
0000	Positive Power Supply Rejection	DC		61	80		
+PSRR	Ratio	At temperature extremes		51			dB
0000	Negative Power Supply Rejection	DC		57	72		
-PSRR	Ratio	At temperature ext	remes	52			dB
OMBB	0 11 1 2 1 1 2 1	DC		58	73		
CMRR	Common-Mode Rejection Ratio	At temperature ext	remes	55			dB
CMVR	Input Voltage	CMRR > 50 dB (At extremes)	temperature	V <sup>-</sup> - 0.20		V <sup>+</sup> – 1.5	٧
		Name of One section			9.2	11	
I <sub>CC</sub>	Supply Current	Normal Operation $V_{OUT} = V_{S}/2$	At temperature extremes			13	mA
		Shutdown: SD tied	to ≤ 0.33 V <sup>(5)</sup>		100		nA
				-210	-190		
VOH1		$R_L = 150 \Omega \text{ to V}^-$	At temperature extremes	-360			
VOH2	Output High Voltage (Relative to V <sup>+</sup> )	$R_L = 75 \Omega \text{ to } V_S/2$			-190		mV
	(Iverative to v )			-50	-10		
VOH3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$	At temperature extremes	-100			

Drift determined by dividing the change in parameter at temperature extremes by the total temperature change. This parameter is ensured by design and/or characterization and is not tested in production.

SD logic is CMOS compatible. To ensure proper logic level and to minimize power supply current, SD should typically be less than 10% of total supply voltage away from either supply rail.



### **Electrical Characteristics, 3.3 V (continued)**

Single-Supply with  $V_S = 3.3 \text{ V}$ ,  $A_V = +2$ ,  $R_F = 604\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150 \Omega$  to  $V^-$  unless otherwise specified. (1)

	PARAMETER	TEST C	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(2)</sup>	MAX <sup>(2)</sup>	UNIT
					4	45	
VOL1		$R_L = 150 \Omega \text{ to V}^-$	At temperature extremes			125	
VOL2	Output Low Voltage (Relative to V <sup>-</sup> )				105		mV
	(itolauvo to 1)				4	45	
VOL3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$	At temperature extremes			125	
		V <sub>OUT</sub> < 0.6 V from	Source		50		
lo	Output Current	Respective Supply	Sink		75		mA
I <sub>O</sub> _1		$V_{OUT} = V_S/2, V_{ID} =$	±18 mV <sup>(6)</sup>	±75			
Load	Output Load Rating	THD < $-30$ dBc, f = 200 kHz, R <sub>L</sub> tied to V <sub>S</sub> /2, V <sub>OUT</sub> = 2.6 V <sub>PP</sub>			25		Ω
R <sub>O</sub> _Enabled	Output Resistance	Enabled, A <sub>V</sub> = +1			0.2		Ω
R <sub>O</sub> _Disabled	Output Resistance	Shutdown			>100		МΩ
C <sub>O</sub> _Disabled	Output Capacitance	Shutdown			5.6		pF
MISCELLANE	OUS PERFORMANCE						
VDMAX	Voltage Limit for Disable (Pin 5)	See (5) (At tempera	ature extremes)	0		0.33	V
VDMIN	Voltage Limit for Enable (Pin 5)	See <sup>(5)</sup> (At temperature extremes)		2.97		3.3	V
li	Logic Input Current (Pin 5)	$\overline{SD} = 3.3 \text{ V}^{(5)}$			8		рА
V_glitch	Turnon Glitch				1.6	_	V
Isolation <sub>OFF</sub>	Off Isolation	1 MHz, $R_L = 1 k\Omega$			60		dB

<sup>(6) &</sup>quot;V<sub>ID</sub>" is input differential voltage (input overdrive).

#### 6.8 Electrical Characteristics, 2.7 V

Single-Supply with  $V_S = 2.7$  V,  $A_V = +2$ ,  $R_F = 604$   $\Omega$ ,  $\overline{SD}$  tied to V<sup>+</sup>,  $V_{OUT} = V_S/2$ ,  $R_L = 150$   $\Omega$  to V<sup>-</sup> unless otherwise specified. (1)

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup> TYP <sup>(2)</sup> MAX <sup>(2)</sup>	UNIT
FREQUENCY	DOMAIN RESPONSE			
SSBW	-3-dB Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}$	120	MHz
SSBW_1	-3-ub Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}, A_V = +1$	250	IVITIZ
Peak	Peaking	$V_{OUT} = 0.25 V_{PP}, A_V = +1$	3.1	dB
Peak_1	Peaking	$V_{OUT} = 0.25 V_{PP}$	0.1	dB
LSBW	-3-dB Bandwidth Large Signal	$V_{OUT} = 2 V_{PP}$	73	MHz
Peak_2	Peaking	$V_{OUT} = 2 V_{PP}$	0	dB
0.1 dB BW	0.1-dB Bandwidth	$V_{OUT} = 2 V_{PP}$	30	MHz
GBWP_1k	Gain Bandwidth Product	Unity Gain, $R_L = 1 k\Omega$ to $V_S/2$	110	NAL I-
GBWP_150	Gain Bandwidth Product	Unity Gain, $R_L = 150 \Omega$ to $V_S/2$	81	MHz
A <sub>VOL</sub>	Large Signal Open-Loop Gain	0.25 V < V <sub>OUT</sub> < 2.5 V	56 65	dB
PBW	Full Power BW	$-1$ dB, $A_V = +4$ , $V_{OUT} = 2$ $V_{PP}$ , $R_L = 150 \Omega$ to $V_S/2$	13	MHz
DG	Differential Gain	4.43 MHz, 0.45 V $\leq$ V <sub>OUT</sub> $\leq$ 2.05 V R <sub>L</sub> = 150 $\Omega$ to V	0.12%	

<sup>(1)</sup> Electrical Characteristics, 2.7 V values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

Submit Documentation Feedback

Copyright © 2006-2015, Texas Instruments Incorporated

Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.



### **Electrical Characteristics, 2.7 V (continued)**

Single-Supply with  $V_S = 2.7$  V,  $A_V = +2$ ,  $R_F = 604$   $\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150$   $\Omega$  to  $V^-$  unless otherwise specified. (1)

	PARAMETER	TEST C	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(2)</sup>	MAX <sup>(2)</sup>	UNIT
DP	Differential Phase	4.43 MHz, 0.45 V : R <sub>L</sub> = 150 Ω to V	≤ V <sub>OUT</sub> ≤ 2.05 V		0.62		deg
TIME DOM	AIN RESPONSE	+ -		+			
OS	Overshoot	0.25-V Step			10%		
DISTORTIO	ON and NOISE PERFORMANCE	-					
HD2	Harmonic Distortion (2 <sup>nd</sup> )	1 V <sub>PP</sub> , 10 MHz			-58		dBc
HD3	Harmonic Distortion (3 <sup>rd</sup> )	1 V <sub>PP</sub> , 10 MHz			-60		dBc
V <sub>N1</sub>		>10 MHz			8.4		
V <sub>N2</sub>	Input Voltage Noise	1 MHz			12		nV/√Hz
I <sub>N</sub>	Input Current Noise	>1 MHz			50		fA/√ <del>Hz</del>
	C PERFORMANCE						
					±1	±3.5	
V <sub>IO</sub>	Input Offset Voltage	At temperature ext	remes			±6.5	mV
DV <sub>IO</sub>	Input Offset Voltage Average Drift	See (3)	•		-6.5		μV/°C
I <sub>B</sub>	Input Bias Current	See (4)			5	50	pA
I <sub>OS</sub>	Input Offset Current	See (4)			2	25	pA
R <sub>IN</sub>	Input Resistance	0V ≤ V <sub>IN</sub> ≤ 1.2V			20		ΤΩ
C <sub>IN</sub>	Input Capacitance	0			1.6		pF
- IIV	mput Capacitance			58	68		P'
+PSRR	Positive Power Supply Rejection Ratio	DC	At temperature extremes	53			dB
				56	69		
-PSRR	Negative Power Supply Rejection Ratio	DC	At temperature extremes	53			dB
				57	77		
CMRR	Common-Mode Rejection Ratio	DC	At temperature extremes	52			dB
CMVR	Input Voltage	CMRR > 50 dB (At extremes)	t temperature	V <sup>-</sup> - 0.20	-	V <sup>+</sup> – 1.5	V
		Name of One of the			9	10.6	
I <sub>CC</sub>	Supply Current	Normal Operation $V_{OUT} = V_{S}/2$	At temperature extremes			12.5	mA
		Shutdown SD tied to ≤ 0.27 \	<b>/</b> (5)		100		nA
				-260	-200		
VOH1		$R_L = 150 \Omega \text{ to V}^-$	At temperature extremes	-420			
VOH2	Output High Voltage (Relative to V <sup>+</sup> )	$R_L = 75 \Omega \text{ to } V_S/2$			-200		mV
	(Itelative to v )			-50	-10		
VOH3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$	At temperature extremes	100			

Drift determined by dividing the change in parameter at temperature extremes by the total temperature change. This parameter is ensured by design and/or characterization and is not tested in production.

SD logic is CMOS compatible. To ensure proper logic level and to minimize power supply current, SD should typically be less than 10% of total supply voltage away from either supply rail.



## **Electrical Characteristics, 2.7 V (continued)**

Single-Supply with  $V_S = 2.7$  V,  $A_V = +2$ ,  $R_F = 604$   $\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150$   $\Omega$  to  $V^-$  unless otherwise specified. (1)

	PARAMETER	TEST C	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(2)</sup>	MAX <sup>(2)</sup>	UNIT
VOL1		B = 150 O to \/=			4	45	
VOLI		$R_L = 150 \Omega \text{ to V}^-$				125	
VOL2	Output Low Voltage	$R_L = 75 \Omega \text{ to } V_S/2$			125		mV
	(Relative to V <sup>-</sup> )				4	45	
VOL3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$	At temperature extremes			125	
		V <sub>OUT</sub> ≤ 0.6 V from	Source		25		
lo		Respective Supply	Sink		62		mA
I <sub>O</sub> _1	·	$V_{OUT} = V_{S}/2, V_{ID}$ = ±18 mV <sup>(6)</sup>	Source	25			
		$= \pm 18 \text{ mV}^{(6)}$	Sink	35			
Load	Output Load Rating	THD < $-30$ dBc, f = 200 kHz, R <sub>L</sub> tied to $V_S/2$ , $V_{OUT}$ = 2.2 $V_{PP}$			40		Ω
R <sub>O</sub> _Enable	Output Resistance	Enabled, A <sub>V</sub> = +1			0.2		Ω
R <sub>O</sub> _Disabled	Output Resistance	Shutdown			>100		МΩ
C <sub>O</sub> _Disabled	Output Capacitance	Shutdown			5.6		pF
MISCELLANE	OUS PERFORMANCE						
VDMAX	Voltage Limit for Disable (Pin 5)	See (5) (At tempera	ature extremes)	0		0.27	V
VDMIN	Voltage Limit for Enable (Pin 5)	See <sup>(5)</sup> (At temperature extremes)		2.43		2.7	V
l <sub>i</sub>	Logic Input Current (Pin 5)	<del>SD</del> = 2.7 V <sup>(5)</sup>			4		рА
V_glitch	Turnon Glitch				1.2		V
Isolation <sub>OFF</sub>	Off Isolation	1 MHz, $R_L = 1 k\Omega$			60		dB

<sup>(6) &</sup>quot;V<sub>ID</sub>" is input differential voltage (input overdrive).

## 6.9 Switching Characteristics, 5 V

Single-Supply with VS= 5 V, AV = +2, RF = 604  $\Omega$ , SD tied to V+, VOUT = VS/2, RL = 150  $\Omega$  to V- unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TIME DON	AIN RESPONSE						
TRS/TRL	Rise and Fall Time	0.25-V Step		2.6		ns	
SR	Slew Rate	2-V Step		275		V/µs	
T <sub>S</sub>	Settling Time	1-V Step, ±0.1%		50		ns	
T <sub>S_1</sub>	Settling Time	1-V Step, ±0.02%		220			
PD	Propagation Delay	Input to Output, 250-mV Step, 50%		2.4		ns	
MISCELLA	NEOUS PERFORMANCE						
T <sub>on</sub>	Turnon Time			1.4		μs	
T <sub>off</sub>	Turnoff Time			520		ns	
T_OL	Overload Recovery			<20		ns	

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



### 6.10 Switching Characteristics, 3.3 V

Single-Supply with  $V_S = 3.3 \text{ V}$ ,  $A_V = +2$ ,  $R_F = 604\Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150 \Omega$  to  $V^-$  unless otherwise specified. (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TIME DOM	AIN RESPONSE						
TRS/TRL	Rise and Fall Time	0.25-V Step		2.7		ns	
SR	Slew Rate	2-V Step		260		V/µs	
T <sub>S</sub>	Codding Times	1-V Step, ±0.1%		70			
T <sub>S_1</sub>	Settling Time	1-V Step, ±0.02%		300		ns	
PD	Propagation Delay	Input to Output, 250-mV Step, 50%		2.6		ns	
MISCELLA	NEOUS PERFORMANCE				·		
T <sub>on</sub>	Turnon Time			3.5		μs	
T <sub>off</sub>	Turnoff Time			500		ns	

<sup>(1)</sup> Electrical Characteristics, 3.3 V values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

## 6.11 Switching Characteristics, 2.7 V

Single-Supply with  $V_S = 2.7 \text{ V}$ ,  $A_V = +2$ ,  $R_F = 604 \Omega$ ,  $\overline{SD}$  tied to  $V^+$ ,  $V_{OUT} = V_S/2$ ,  $R_L = 150 \Omega$  to  $V^-$  unless otherwise specified. (1)


орсспіса.							
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TIME DON	IAIN RESPONSE				·		
TRS/TRL	Rise and Fall Time	0.25-V Step		2.7		ns	
SR	Slew Rate	2-V Step		260		V/µs	
T <sub>S</sub>	Couling at Time o	1-V Step, ±0.1%		147			
T <sub>S_1</sub>	Settling Time	1-V Step, ±0.02%		410		ns	
PD	Propagation Delay	Input to Output, 250-mV Step, 50%		3.4		ns	
MISCELLA	ANEOUS PERFORMANCE						
T <sub>on</sub>	Turnon Time			5.2		μs	
T <sub>off</sub>	Turnoff Time			760		ns	

<sup>(1)</sup> Electrical Characteristics, 2.7 V values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.




### 6.12 Typical Characteristics

Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604 \Omega$ ,  $V_S = 3.3 V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150 \Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .





Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604 \ \Omega$ ,  $V_S = 3.3 \ V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150 \ \Omega$  to  $V^-$ ,  $T_L = 150 \ \Omega$ = 25°C.




vs. Frequency

for Various Supply Voltage




Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604 \Omega$ ,  $V_S = 3.3 V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150 \Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .



0.01 0.01 0 20 40 60 80 100 ISINK (mA)

Figure 13. Peak Output Swing vs. R<sub>L</sub>

Figure 14. Output Swing vs. Sink Current for Various Supply Voltages







Figure 15. Output Swing vs. Source Current for Various Supply Voltages

Figure 16. HD2 vs. Frequency







Figure 17. HD3 vs. Frequency

Figure 18. THD vs. Output Swing



Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604 \Omega$ ,  $V_S = 3.3 V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150 \Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .






Figure 19. THD vs. Output Swing




Figure 20. Slew Rate vs. Ambient Temperature




Figure 21. Settling Time (±1%) vs. Output Swing




Figure 22. Output Settling





Figure 23. Isolation Resistor and Settling Time vs.  $C_L$ 

Figure 24. Isolation Resistor and Settling Time vs. C<sub>L</sub>



Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604 \ \Omega$ ,  $V_S = 3.3 \ V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150 \ \Omega$  to  $V^-$ ,  $T = 25 \ C$ .







Figure 25. Closed-Loop Output Impedance vs. Frequency for Various Supply Voltages

Figure 26. Off Isolation vs. Frequency







Figure 27. Noise Voltage vs. Frequency

Figure 28. Open-Loop Gain and Phase







Figure 29. CMRR vs. Frequency

Figure 30. +PSRR vs. Frequency



Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604 \Omega$ ,  $V_S = 3.3 V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150 \Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .








Figure 31. -PSRR vs. Frequency









Figure 33. Supply Current vs. V<sub>CM</sub>

Figure 34. Supply Current vs. Supply Voltage






Figure 35. Offset Voltage vs. Ambient Temperature for 3 Representative Units

Figure 36. Offset Voltage Distribution



Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604 \Omega$ ,  $V_S = 3.3 V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150 \Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .





Figure 41. Large Signal Step Response

Figure 42. Turn On/Off Waveform



Unless otherwise noted, all data is with  $A_V = +2$ ,  $R_F = R_G = 604 \Omega$ ,  $V_S = 3.3 V$ ,  $V_{OUT} = V_S/2$ ,  $\overline{SD}$  tied to  $V^+$ ,  $R_L = 150 \Omega$  to  $V^-$ ,  $T = 25^{\circ}C$ .






Figure 43. DG vs.  $V_{OUT}$  for Various  $V_{S}$ 




Figure 44. DP vs.  $V_{OUT}$  for Various  $V_{S}$ 




Figure 45. DG vs. V<sub>OUT</sub> (DC- and AC-Coupled Load Compared)

Figure 46. DP vs. V<sub>OUT</sub> (DC- and AC-Coupled Load Compared)

### 7 Detailed Description

#### 7.1 Overview

The high-speed, ultra-high input impedance of the LMH6601 and its fast slew rate make the device an ideal choice for video amplifier and buffering applications. There are cost benefits in having a single operating supply. Single-supply video systems can take advantage of the low supply voltage operation of the LMH6601 along with its ability to operate with input common-mode voltages at or slightly below the V<sup>-</sup> rail. Additional cost savings can be achieved by eliminating or reducing the value of the input and output AC-coupling capacitors commonly employed in single-supply video applications.

#### 7.2 Feature Description

#### 7.2.1 Shutdown Capability and Turn On/Off Behavior

With the device in shutdown mode, the output goes into high-impedance ( $R_{OUT} > 100~M\Omega$ ) mode. In this mode, the only path between the inputs and the output pin is through the external components around the device. So, for applications where there is active signal connection to the inverting input, with the LMH6601 in shutdown, the output could show signal swings due to current flow through these external components. For noninverting amplifiers in shutdown, no output swings would occur, because of complete input-output isolation, with the exception of capacitive coupling.

For maximum power saving, the LMH6601 supply current drops to around 0.1  $\mu$ A in shutdown. All significant power consumption within the device is disabled for this purpose. Because of this, the LMH6601 turnon time is measured in microseconds whereas its turnoff is fast (nanoseconds) as would be expected from a high speed device like this.

The LMH6601  $\overline{SD}$  pin is a CMOS compatible input with a pico-ampere range input current drive requirement. This pin must be tied to a level or otherwise the device state would be indeterminate. The device shutdown threshold is half way between the V<sup>+</sup> and V<sup>-</sup> pin potentials at any supply voltage. For example, with V<sup>+</sup> tied to 10 V and V<sup>-</sup> equal to 5 V, you can expect the threshold to be at 7.5 V. The state of the device (shutdown or normal operation) is ensured over temperature as long as the  $\overline{SD}$  pin is held to within 10% of the total supply voltage.

For  $V^+ = 10 \text{ V}$ ,  $V^- = 5 \text{ V}$ , as an example:

- Shutdown Range 5 V ≤ SD ≤ 5.5 V
- Normal Operation Range 9.5 V ≤ SD ≤ 10 V

## 7.2.2 Overload Recovery and Swing Close to Rails

The LMH6601 can recover from an output overload in less than 20 ns. See Figure 47 for the input and output scope photos:




Figure 47. LMH6601 Output Overload Recovery Waveform

In Figure 47, the input step function is set so that the output is driven to one rail and then the other and then the output recovery is measured from the time the input crosses 0 V to when the output reaches this point.

20

Product Folder Links: LMH6601 LMH6601-Q1



### **Feature Description (continued)**

Also, when the LMH6601 input voltage range is exceeded near the  $V^+$  rail, the output does not experience output phase reversal, as do some op amps. This is particularly advantageous in applications where output phase reversal must be avoided at all costs, such as in servo loop control among others. This adds to the set of features of the LMH6601, which make this device easy to use.

In addition, the LMH6601 output swing close to either rail is well-behaved as shown in the scope photo of Figure 48.




Figure 48. Clean Swing of the LMH6601 to Either Rail

With some op amps, when the output approaches either one or both rails and saturation starts to set in, there is significant increase in the transistor parasitic capacitances which leads to loss of Phase Margin. That is why with these devices, there are sometimes hints of instability with output close to the rails. With the LMH6601, as can be seen in Figure 48, the output waveform remains free of instability throughout its range of voltages.

#### 7.3 Device Functional Modes

#### 7.3.1 Optimizing Performance

With many op amps, additional device nonlinearity and sometimes less loop stability arises when the output must switch from current-source mode to current-sink mode or vice versa. When it comes to achieving the lowest distortion and the best Differential Gain/ Differential Phase (DG/ DP, broadcast video specs), the LMH6601 is optimized for single-supply DC-coupled output applications where the load current is returned to the negative rail (V<sup>-</sup>). That is where the output stage is most linear (lowest distortion) and which corresponds to unipolar current flowing out of this device. To that effect, it is easy to see that the distortion specifications improve when the output is only sourcing current which is the distortion-optimized mode of operation for the LMH6601. In an application where the LMH6601 output is AC-coupled or when it is powered by separate dual supplies for V<sup>+</sup> and V<sup>-</sup>, the output stage supplies both source and sink current to the load and results in less than optimum distortion (and DG/DP). Figure 49 compares the distortion results between a DC- and an AC-coupled load to show the magnitude of this difference. See the DG/DP plots, Figure 43 through Figure 46, in *Typical Characteristics*, for a comparison between DC- and AC-coupling of the video load.

### **Device Functional Modes (continued)**




Figure 49. Distortion Comparison between DC- and AC-Coupling of the Load

In certain applications, it may be possible to optimize the LMH6601 for best distortion (and DG/DP) even though the load may require bipolar output current by adding a pulldown resistor to the output. Adding an output pulldown resistance of appropriate value could change the LMH6601 output loading into source-only. This comes at the price of higher total power dissipation and increased output current requirement.

Figure 50 shows how to calculate the pulldown resistor value for both the dual-supply and for the AC-coupled load applications.




Figure 50. Output Pulldown Value for Dual-Supply and AC-Coupling

Furthermore, with a combination of low closed-loop gain setting (that is,  $A_V = +1$  for example where device bandwidth is the highest), light output loading ( $R_L > 1 \text{ k}\Omega$ ), and with a significant capacitive load ( $C_L > 10 \text{ pF}$ ), the LMH6601 is most stable if output sink current is kept to less than about 5 mA. The pulldown method described in Figure 50 is applicable in these cases as well where the current that would normally be sunk by the op amp is diverted to the  $R_P$  path instead.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

#### 8.1.1 DC-Coupled, Single-Supply Baseband Video Amplifier and Driver

The LMH6601 output can swing very close to either rail to maximize the output dynamic range which is of particular interest when operating in a low-voltage, single-supply environment. Under light output load conditions, the output can swing as close as a few mV of either rail. This also allows a video amplifier to preserve the video black level for excellent video integrity. In the example shown in Figure 51, the baseband video output is amplified and buffered by the LMH6601 which then drives the 75- $\Omega$  back-terminated video cable for an overall gain of +1 delivered to the 75- $\Omega$  load. The input video would normally have a level between 0 V to approximately 0.75 V.




Figure 51. Single-Supply Video Driver Capable of Maintaining Accurate Video Black Level

With the LMH6601 input common-mode range including the V<sup>-</sup> (ground) rail, there will be no need for AC-coupling or level shifting and the input can directly drive the noninverting input which has the additional advantage of high amplifier input impedance. With LMH6601's wide rail-to-rail output swing, as stated earlier, the video black level of 0 V is maintained at the load with minimal circuit complexity and using no AC-coupling capacitors. Without true rail-to-rail output swing of the LMH6601, and more importantly without the LMH6601's ability of exceedingly close swing to V<sup>-</sup>, the circuit would not operate properly as shown at the expense of more complexity. This circuit will also work for higher input voltages. The only significant requirement is that there is at least 1.8 V from the maximum input voltage to the positive supply (V<sup>+</sup>).

The Composite Video Output of some low-cost consumer video equipment consists of a current source which develops the video waveform across a load resistor (usually 75  $\Omega$ ), as shown in Figure 52. With these applications, the same circuit configuration just described and shown in Figure 52 will be able to buffer and drive the Composite Video waveform which includes sync and video combined. However, with this arrangement, the LMH6601 supply voltage must be at least 3.3 V or higher to allow proper input common-mode voltage headroom because the input can be as high as 1-V peak.

### **Application Information (continued)**




Figure 52. Single-Supply Composite Video Driver for Consumer Video Outputs

If the Video In signal is Composite Video with negative going Sync tip, a variation of the previous configurations should be used. This circuit produces a unipolar (more than 0 V) DC-coupled single-supply video signal as shown in Figure 53.




Figure 53. Single-Supply, DC-Coupled Composite Video Driver for Negative Going Sync Tip

In the circuit of Figure 53, the input is shifted positive by means of  $R_1$ ,  $R_2$ , and  $R_T$  in order to satisfy the common-mode input range of the U1. The signal will loose 20% of its amplitude in the process. The closed-loop gain of U1 must be set to make up for this 20% loss in amplitude. This gives rise to the gain expression shown in Equation 1, which is based on a getting a 2  $V_{PP}$  output with a 0.8  $V_{PP}$  input:

$$\frac{R_F}{R_G||R_3} = \frac{2V}{0.8V} - 1 = 1.5V/V \tag{1}$$

 $R_3$  will produce a negative shift at the output due to  $V_S$  (3.3 V in this case).  $R_3$  must be set so that the Video In sync tip (-0.3 V at  $R_T$  or 0.61 V at U1 noninverting input) corresponds to near 0 V at the output.

$$\frac{R_F}{R_3} = \frac{0.61}{3.3V - 0.61} \left( 1 + \frac{R_F}{R_G} \right) = 0.227 \left( 1 + \frac{R_F}{R_G} \right)$$
(2)

Equation 1 and Equation 2 must be solved simultaneously to arrive at the values of  $R_3$ ,  $R_F$ , and  $R_G$  which will satisfy both. From the data sheet, one can set  $R_F = 620~\Omega$  to be close to the recommended value for a gain of +2. It is easier to solve for  $R_G$  and  $R_3$  by starting with a good estimate for one and iteratively solving Equation 1 and Equation 2 to arrive at the results. Here is one possible iteration cycle for reference:

$$R_{F} = 620 \Omega \tag{3}$$



### **Application Information (continued)**

Table 1. Finding External Resistor Values by Iteration for Figure 53

ESTIMATE $R_G(\Omega)$	CALCULATED (from Equation 2) R3 (Ω)	Equation 1 LHS CALCULATED	COMMENT (COMPARE Equation 1 LHS calculated to RHS)
1k	1.69k	0.988	Increase Equation 1 LHS by reducing R <sub>G</sub>
820	1.56k	1.15	Increase Equation 1 LHS by reducing R <sub>G</sub>
620	1.37k	1.45	Increase Equation 1 LHS by reducing R <sub>G</sub>
390	239	4.18	Reduce Equation 1 LHS by increasing R <sub>G</sub>
560	1.30k	1.59	Close to target value of 1.5V/V for Equation 1

The final set of values for  $R_G$  and  $R_3$  in Table 1 are values which will result in the proper gain and correct video levels (0 V to 1 V) at the output ( $V_{I,OAD}$ ).

### 8.1.2 How to Pick the Right Video Amplifier

Apart from output current drive and voltage swing, the op amp used for a video amplifier and cable driver should also possess the minimum requirement for speed and slew rate. For video type loads, it is best to consider Large Signal Bandwidth (or LSBW in the TI data sheet tables) as video signals could be as large as 2 V<sub>PP</sub> when applied to the commonly used gain of +2 configuration. Because of this relatively large swing, the op amp Slew Rate (SR) limitation should also be considered. Table 2 shows these requirements for various video line rates calculated using a rudimentary technique and intended as a first-order estimate only.

Table 2. Rise Time, -3 dB BW, and Slew Rate Requirements for Various Video Line Rates

VIDEO STANDARD	LINE RATE (HxV)	REFRESH RATE (Hz)	HORIZONTA L ACTIVE (KH%)	VERTICAL ACTIVE (KV%)	PIXEL TIME (ns)	RISE TIME (ns)	LSBW (MHz)	SR (V/µs)
TV_NTSC	451x483	30	84	92	118.3	39.4	9	41
VGA	640x480	75	80	95	33	11	32	146
SVGA	800x600	75	76	96	20.3	6.8	52	237
XGA	1024x768	75	77	95	12.4	4.1	85	387
SXGA	1280x1024	75	75	96	7.3	2.4	143	655
UXGA	1600x1200	75	74	96	4.9	1.6	213	973

For any video line rate (HxV corresponding to the number of Active horizontal and vertical lines), the speed requirements can be estimated if the Horizontal Active (KH%) and Vertical Active (KV%) numbers are known. These percentages correspond to the percentages of the active number of lines (horizontal or vertical) to the total number of lines as set by VESA standards. Here are the general expressions and the specific calculations for the SVGA line rate shown in Table 2.

PIXEL\_TIME (ns) = 
$$\frac{\frac{1}{\text{REFRESH\_RATE}} \times \text{KH} \times \text{KV}}{\text{H} \times \text{V}} \times 1 \times 10^{5}$$

$$= \frac{\frac{1}{75 \text{ Hz}} \times 76 \times 96}{800 \times 600} \times 1 \times 10^{5} = 20.3 \text{ ns}$$
(4)

Requiring that an "On" pixel is illuminated to at least 90 percent of its final value before changing state will result in the rise/fall time equal to, at most,  $\frac{1}{3}$  the pixel time as shown in Equation 5:

RISE/FALL\_TIME = 
$$\frac{\text{PIXEL\_TIME}}{3} = \frac{20.3 \text{ ns}}{3} = 6.8 \text{ ns}$$
 (5)

Assuming a single pole frequency response roll-off characteristic for the closed-loop amplifier used, we have:

$$-3 \text{ dB\_BW} = \frac{0.35}{\text{RISE/FALL\_TIME}} = \frac{0.35}{6.8 \text{ ns}} = 52 \text{ MHz}$$
 (6)



Rise/Fall times are 10%-90% transition times, which for a 2  $V_{PP}$  video step would correspond to a total voltage shift of 1.6V (80% of 2 V). So, the Slew Rate requirement can be calculated as follows:

$$SR(V/\mu s) = \frac{1.6V}{RISE/FALL\_TIME (ns)} \times 1 \times 10^{3} = \frac{1.6V}{6.8 \text{ ns}} = 237(V/\mu s)$$
 (7)

The LMH6601 specifications show that it would be a suitable choice for video amplifiers up to and including the SVGA line rate as demonstrated above.

For more information about this topic and others relating to video amplifiers, see Application Note 1013, *Video Amplifier Design for Computer Monitors* (SNVA031).

### 8.1.3 Current to Voltage Conversion (Transimpedance Amplifier (TIA)

Being capable of high speed and having ultra low input bias current makes the LMH6601 a natural choice for Current to Voltage applications such as photodiode I-V conversion. In these type of applications, as shown in Figure 54, the photodiode is tied to the inverting input of the amplifier with  $R_F$  set to the proper gain (gain is measured in  $\Omega$ ).




Figure 54. Typical Connection of a Photodiode Detector to an Op Amp

With the LMH6601 input bias current in the femto-amperes range, even large values of gain ( $R_F$ ) do not increase the output error term appreciably. This allows circuit operation to a lower light intensity level which is always of special importance in these applications. Most photo-diodes have a relatively large capacitance ( $C_D$ ) which would be even larger for a photo-diode designed for higher sensitivity to light because of its larger area. Some applications may run the photodiode with a reverse bias to reduce its capacitance with the disadvantage of increased contributions from both dark current and noise current. Figure 55 shows a typical photodiode capacitance plot vs. reverse bias for reference.




Figure 55. Typical Capacitance vs. Reverse Bias (Source: OSI Optoelectronics)

The diode capacitance ( $C_D$ ) combined with the input capacitance of the LMH6601 ( $C_A$ ) has a bearing on the stability of this circuit and how it is compensated. With large transimpedance gain values ( $R_F$ ), the total combined capacitance on the amplifier inverting input ( $C_{IN} = C_D + C_A$ ) will work against  $R_F$  to create a zero in the Noise Gain (NG) function (see Figure 56). If left untreated, at higher frequencies where NG equals the open-loop transfer function excess phase shift around the loop (approaching 180°) and therefore, the circuit could be unstable. This is illustrated in Figure 56.




Figure 56. Transimpedance Amplifier Graphical Stability Analysis and Compensation

Figure 56 shows that placing a capacitor,  $C_F$ , with the proper value, across  $R_F$  will create a pole in the NG function at  $f_P$ . For optimum performance, this capacitor is usually picked so that NG is equal to the open-loop gain of the op amp at  $f_P$ . This will cause a "flattening" of the NG slope beyond the point of intercept of the two plots (open-loop gain and NG) and will results in a Phase Margin (PM) of 45° assuming  $f_P$  and  $f_Z$  are at least a decade apart. This is because at the point of intercept, the NG pole at  $f_P$  will have a 45° phase lead contribution which leaves 45° of PM. For reference, Figure 56 also shows the transimpedance gain (I-V  $(\Omega)$ )

Here is the theoretical expression for the optimum C<sub>F</sub> value and the expected −3-dB bandwidth:

$$C_{F} = \sqrt{\frac{C_{IN}}{2\pi(GBWP)R_{F}}}$$
(8)

$$f_{-3 \text{ dB}} \cong \sqrt{\frac{\text{GBWP}}{2\pi R_F C_{IN}}}$$
 (9)

Table 3 lists the results, along with the assumptions and conditions, of testing the LMH6601 with various photodiodes having different capacitances ( $C_D$ ) at a transimpedance gain ( $R_F$ ) of 10 kΩ.

Table 3. Transimpedance Amplifier Compensation and Performance Results for Figure 54

C <sub>D</sub> (pF)	C <sub>IN</sub> (pF)	C <sub>F</sub> _CALCULATED (pF)	C <sub>F</sub> USED (pF)	-3 dB BW CALCULATED (MHz)	-3 dB BW MEASURED (MHz)	STEP RESPONSE OVERSHOOT (%)
10	12	1.1	1	14	15	6
50	52	2.3	3	7	7	4
500	502	7.2	8	2	2.5	9

$$C_A = 2 \text{ pF GBWP} = 155 \text{ MHz V}_S = 5 \text{ V}$$
 (10)

#### 8.1.4 Transimpedance Amplifier Noise Considerations

When analyzing the noise at the output of the I-V converter, it is important to note that the various noise sources (that is, op amp noise voltage, feedback resistor thermal noise, input noise current, photodiode noise current) do not all operate over the same frequency band. Therefore, when the noise at the output is calculated, this should be taken into account.



The op amp noise voltage will be gained up in the region between the noise gain's "zero" and its "pole" ( $f_z$  and  $f_p$  in Figure 56). The higher the values of  $R_F$  and  $C_{IN}$ , the sooner the noise gain peaking starts and therefore its contribution to the total output noise would be larger. It is obvious to note that it is advantageous to minimize  $C_{IN}$  (for example, by proper choice of op amp, by applying a reverse bias across the diode at the expense of excess dark current and noise). However, most low noise op amps have a higher input capacitance compared to ordinary op amps. This is due to the low noise op amp's larger input stage.

#### 8.1.5 Charge Preamplifier

 $R_F$  = 10  $M\Omega$  to 10  $G\Omega$   $R_S$  = 1  $M\Omega$  or SMALLER FOR HIGH COUNTING RATES  $C_F$  = 1 pF  $C_D$  = 1 pF to 10  $\mu F$   $V_{OUT}$  = Q/C $_F$  WHERE Q is CHARGE CREATED BY ONE PHOTON or PARTICLE ADJUST  $V_{BIAS}$  FOR MAXIMUM SNR




Figure 57. Charge Preamplifier Taking Advantage of the Femto-Ampere Range Input Bias Current of the LMH6601

#### 8.1.6 Capacitive Load

The LMH6601 can drive a capacitive load of up to 1000 pF with correct isolation and compensation. Figure 58 illustrates the in-loop compensation technique to drive a large capacitive load.




Figure 58. In-Loop Compensation Circuit for Driving a Heavy Capacitive Load

When driving a high-capacitive load, an isolation resistor ( $R_S$ ) should be connected in series between the op amp output and the capacitive load to provide isolation and to avoid oscillations. A small-value capacitor ( $C_F$ ) is inserted between the op amp output and the inverting input as shown such that this capacitor becomes the dominant feedback path at higher frequency. Together these components allow heavy capacitive loading while keeping the loop stable.

There are few factors which affect the driving capability of the op amp:

- Op amp internal architecture
- Closed-loop gain and output capacitor loading

Table 4 shows the measured step response for various values of load capacitors ( $C_L$ ), series resistor ( $R_S$ ) and feedback resistor ( $C_F$ ) with gain of +2 ( $R_F = R_G = 604 \Omega$ ) and  $R_L = 2 k\Omega$ :

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



C <sub>L</sub> (pF)	R <sub>S</sub> (Ω)	C <sub>F</sub> (pF)	t <sub>rise</sub> / t <sub>fall</sub> (ns)	OVERSHOOT (%)
10	0	1	6 <sup>(1)</sup>	8
50	0	1	7 <sup>(1)</sup>	6
110	47	1	10	16
300	6	10	12	20
500	80	10	33	10
910	192	10	65	10

<sup>(1)</sup> Response limited by input step generator rise time of 5 ns

Figure 59 shows the increase in rise/fall time (bandwidth decrease) at V<sub>OUT</sub> with larger capacitive loads, illustrating the trade-off between the two:




Figure 59. LMH6601 In-Loop Compensation Response

#### 8.2 Typical Application

#### 8.2.1 SAG Compensation for AC-Coupled Video

Many monitors and displays accept AC-coupled inputs. This simplifies the amplification and buffering task in some respects. The capacitors shown in Figure 60 (except  $C_{G2}$ ), and especially  $C_{O}$ , are the large electrolytic type which are considerably costly and take up valuable real estate on the board. It is possible to reduce the value of the output coupling capacitor,  $C_{O}$ , which is the largest of all, by using what is called SAG compensation. SAG refers to what the output video experiences due to the low frequency video content it contains which cannot adequately go through the output AC-coupling scheme due to the low frequency limit of this circuit. The -3 dB low frequency limit of the output circuit is given by:

$$f_{\text{low_frequency}} (-3 \text{ dB}) = 1/(2*\pi*75*2(\Omega)*Co) = ~4.82 \text{ Hz for CO} = 220 \mu\text{F}$$
 (11)




Figure 60. AC-Coupled Video Amplifier and Driver

### **Typical Application (continued)**

#### 8.2.2 Design Requirements

As shown in Figure 60,  $R_1$  and  $R_2$  simply set the input to the center of the input linear range while  $C_{IN}$  AC couples the video onto the input of the op amp. The op amp is set for a closed-loop gain of 2 with  $R_F$  and  $R_G$ .  $C_G$  is there to make sure the device output is also biased at mid-supply. Because of the DC bias at the output, the load must be AC-coupled as well through  $C_O$ . Some applications implement a small valued ceramic capacitor (not shown) in parallel with  $C_O$  which is electrolytic. The reason for this is that the ceramic capacitor will tend to shunt the inductive behavior of the Electrolytic capacitor at higher frequencies for an improved overall low impedance output.

C<sub>G2</sub> is intended to boost the high-frequency gain to improve the video frequency response. This value is to be set and trimmed on the board to meet the specific system requirements of the application.

A possible implementation of the SAG compensation is shown in Figure 61.




Figure 61. AC-Coupled Video Amplifier/Driver With SAG Compensation

#### 8.2.3 Detailed Design Procedure

In the circuit of Figure 61, the output coupling capacitor value and size is reduced at the expense of a slightly more complicated circuitry. Note that  $C_1$  is not only part of the SAG compensation, but it also sets the amplifier's DC gain to 0 dB so that the output is set to mid-rail for linearity purposes. Also, exceptionally high values are chosen for the  $R_1$  and  $R_2$  biasing resistors (510 k $\Omega$ ). The LMH6601 has extremely low input bias current which allows this selection thereby reducing the  $C_{IN}$  value in this circuit such that  $C_{IN}$  can even be a nonpolar capacitor which will reduce cost.

At high enough frequencies where both CO and C1 can be considered to be shorted out, R<sub>3</sub> shunts R<sub>4</sub> and the closed-loop gain is determined by:

Closed\_loop\_Gain (V/V) = VL/VIN = 
$$(1 + (R_3||R_4)/R_5) \times [R_L/(R^L + R_0)] = 0.99 \text{ V/V}$$
 (12)

At intermediate frequencies, where the  $C_O$ ,  $R_O$ ,  $R_L$  path experiences low frequency gain loss, the  $R_3$ ,  $R_5$ ,  $C_1$  path provides feedback from the load side of  $C_O$ . With the load side gain reduced at these lower frequencies, the feedback to the op amp inverting node reduces, causing an increase at the output of the op amp as a response.

For NTSC video, low values of  $C_{\rm O}$  influence how much video black level shift occurs during the vertical blanking interval (~1.5 ms) which has no video activity and thus is sensitive to the charge dissipation of the  $C_{\rm O}$  through the load which could cause output SAG. An especially tough pattern is the NTSC pattern called "Pulse & Bar." With this pattern the entire top and bottom portion of the field is black level video where, for about 11 ms,  $C_{\rm O}$  is discharging through the load with no video activity to replenish that charge.



### **Typical Application (continued)**

#### 8.2.4 Application Curves

Figure 62 shows the output of the Figure 61 circuit highlighting the SAG.




Figure 62. AC-Coupled Video Amplifier/Driver Output Scope Photo Showing Video SAG

With the circuit of Figure 61 and any other AC-coupled pulse amplifier, the waveform duty cycle variations exert additional restrictions on voltage swing at any node. This is illustrated in the waveforms shown in Figure 63.

If a stage has a 3  $V_{PP}$  unclipped swing capability available at a given node, as shown in Figure 63, the maximum allowable amplitude for an arbitrary waveform is ½ of 3 V or 1.5  $V_{PP}$ . This is due to the shift in the average value of the waveform as the duty cycle varies. Figure 63 shows what would happen if a 2  $V_{PP}$  signal were applied. A low duty cycle waveform, such as the one in Figure 63B, would have high positive excursions. At low enough duty cycles, the waveform could get clipped on the top, as shown, or a more subtle loss of linearity could occur prior to full-blown clipping. The converse of this occurs with high duty cycle waveforms and negative clipping, as depicted in Figure 63C.




Figure 63. Headroom Considerations With AC-Coupled Amplifiers



## 9 Power Supply Recommendations


The LMH6601 can operate off a single-supply or with dual supplies. The input CM capability of the parts (CMVR) extends all the way down to the V- rail to simplify single-supply applications. Supplies should be decoupled with low-inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. TI recommends the use of ground plane, and as in most high-speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs.

### 10 Layout

### 10.1 Layout Guidelines

Generally, a good high-frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15, *Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers*, SNOA367, for more information).


### 10.2 Layout Examples



Remove the ground and power planes from under and around the part, especially the input and output pins.

SC-70 Board Layout (Actual size = 1.5 in x 1.5 in

Figure 64. Layer 1 Silk



SC-70 Board Layout (Actual size = 1.5 in x 1.5 in

Figure 65. Layer 2 Silk



### 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For additional information, see the following:

- Application Note 1013, Video Amplifier Design for Computer Monitors, SNVA031
- Application Note OA-15, Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers, SNOA367

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LMH6601	Click here	Click here	Click here	Click here	Click here	
LMH6601-Q1	Click here	Click here	Click here	Click here	Click here	

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2006–2015, Texas Instruments Incorporated



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMH6601MG/NOPB	ACTIVE	SC70	DCK	6	1000	RoHS & Green	(6) SN	Level-1-260C-UNLIM	-40 to 85	A95	Samples
LMH6601MGX/NOPB	ACTIVE	SC70	DCK	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A95	Samples
LMH6601QMG/NOPB	ACTIVE	SC70	DCK	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	AKA	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LMH6601, LMH6601-Q1:

• Automotive: LMH6601-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Oct-2021

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6601MG/NOPB	SC70	DCK	6	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMH6601MGX/NOPB	SC70	DCK	6	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMH6601QMG/NOPB	SC70	DCK	6	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3

www.ti.com 30-Oct-2021




#### \*All dimensions are nominal

7 III GITTIOTIOTOTIC GITO TTOTTITIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6601MG/NOPB	SC70	DCK	6	1000	208.0	191.0	35.0
LMH6601MGX/NOPB	SC70	DCK	6	3000	208.0	191.0	35.0
LMH6601QMG/NOPB	SC70	DCK	6	1000	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

  4. Falls within JEDEC MO-203 variation AB.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated