



Buy







**OPA4188** 

SBOS641D - JUNE 2012-REVISED SEPTEMBER 2016

## OPA4188 0.03-µV/°C Drift, Low-Noise, Rail-to-Rail Output, 36-V, Zero-Drift Operational Amplifiers

#### Features 1

- Low Offset Voltage: 25 µV (Maximum)
- Zero-Drift: 0.03 µV/°C
- Low Noise: 8.8 nV/VHz 0.1-Hz to 10-Hz Noise: 0.25 µV<sub>PP</sub>
- **Excellent DC Precision:** PSRR: 142 dB CMRR: 146 dB Open-Loop Gain: 136 dB
- Gain Bandwidth: 2 MHz
- Quiescent Current: 475 µA (Maximum)
- Wide Supply Range: ±2 V to ±18 V
- Rail-to-Rail Output: Input Includes Negative Rail
- **RFI Filtered Inputs**
- MicroSIZE Packages

#### Applications 2

- **Bridge Amplifiers**
- Strain Gauges
- **Test Equipment**
- Transducer Applications
- **Temperature Measurement**
- **Electronic Scales**
- Medical Instrumentation
- **Resistance Temperature Detectors**
- **Precision Active Filters**

## **3** Description


The OPA4188 operational amplifier uses TΙ proprietary auto-zeroing techniques to provide low offset voltage (25 µV, maximum), and near zero-drift over time and temperature. These miniature, highprecision, low quiescent current amplifiers offer high input impedance and rail-to-rail output swing within 15 mV of the rails, making them ideal for industrial applications. The input common-mode range includes the negative rail. Either single or dual supplies can be used in the range of 4 V to 36 V (±2 V to ±18 V).

The quad version is available in 14-pin SOIC and 14pin TSSOP packages. All versions are specified for operation from -40°C to +125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
0044400	SOIC (14)	8.65 mm × 3.91 mm
OPA4188	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Zero-Drift Architecture Improves Performance



NSTRUMENTS www.ti.com

Texas

## **Table of Contents**

1	Fea	tures 1
2	Арр	lications1
3	Des	cription1
4		ision History 2
5		o-Drift Amplifier Portfolio 3
6	Pin	Configuration and Functions 4
7	Spe	cifications
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics: High-Voltage Operation, V_S = $\pm 4$ V to $\pm 18$ V (V <sub>S</sub> = 8 V to 36 V)6
	7.6	Electrical Characteristics: Low-Voltage Operation, V <sub>S</sub> = $\pm 2$ V to < $\pm 4$ V (V <sub>S</sub> = $\pm 4$ V to < $\pm 8$ V)
	7.7	Typical Characteristics 9
8	Deta	ailed Description 17
	8.1	Overview 17

	8.2	Functional Block Diagram	17
	8.3	Feature Description	17
	8.4	Device Functional Modes	19
9	App	lications and Implementation	20
	9.1	Application Information	20
	9.2	Typical Applications	20
10	Pow	ver Supply Recommendations	23
11	Lay	out	23
		Layout Guidelines	
	11.2	Layout Example	24
12	Dev	ice and Documentation Support	25
	12.1	Documentation Support	25
	12.2	Trademarks	25
	12.3	Electrostatic Discharge Caution	26
	12.4	Glossary	26
13	Мес	hanical, Packaging, and Orderable	
		mation	26

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes	from	Revision	C (	April	2015)	to	Revision	D
enangee			~ (	·	,			_

•	Changed high supply over-temperature input bias current limit in <i>High-Voltage Operation Electrical Characteristics</i> table	6
•	Changed high supply noise units in High-Operating Voltage Electrical Characteristics table	6
•	Changed high supply room-temperature quiescent current limit in <i>High-Voltage Operation Electrical Characteristics</i> table	7
•	Changed high supply over-temperature quiescent current limit in <i>High-Voltage Operation Electrical Characteristics</i> table	7
•	Changed low supply over-temperature input bias current limit in Low-Voltage Operation Electrical Characteristics table	7
•	Changed low supply noise units for input voltage noise density parameter in Low-Voltage Operation Electrical Characteristics table	7
•	Changed low supply room-temperature quiescent current limit in Low-Voltage Operation Electrical Characteristics table	8
•	Changed low supply over-temperature quiescent current limit in Low-Voltage Operation Electrical Characteristics table	8

#### Changes from Revision A (September 2012) to Revision B

Page

Page

•	Changed maximum specification of second Input Bias Current, <i>I<sub>B</sub></i> parameter row in <i>High-Voltage Operation Electrical Characteristics</i> table	6
•	Changed maximum specification of second <i>Input Bias Current(I<sub>B</sub>)</i> parameter in <i>Low-Voltage Electrical Characteristics</i> table	7
•	Changed typical specifications for Input impedance (Common-mode) parameter in Low-Voltage Electrical Characteristics table	. 7

Cł	hanges from Original (June2012) to Revision A	Page
•	Changed second to last Applications bullet	1




## 5 Zero-Drift Amplifier Portfolio

VERSION	PRODUCT	OFFSET VOLTAGE (µV)	OFFSET VOLTAGE DRIFT (µV/°C)	BANDWIDTH (MHz)
	OPA188 (4 V to 36 V)	25	0.085	2
Single	OPA333 (5 V)	10	0.05	0.35
Single	OPA378 (5 V)	50	0.25	0.9
	OPA735 (12 V)	5	0.05	1.6
	OPA2188 (4 V to 36 V)	25	0.085	2
Durl	OPA2333 (5 V)	10	0.05	0.35
Dual	OPA2378 (5 V)	50	0.25	0.9
	OPA2735 (12 V)	5	0.05	1.6
Quad	OPA4188 (4 V to 36 V)	25	0.085	2
Quad	OPA4330 (5 V)	50	0.25	0.35

TEXAS INSTRUMENTS

www.ti.com

## 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		· //O	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	OUT A	0	Output channel A	
2	–IN A	I	Inverting input channel A	
3	+IN A	I	Noninverting input channel A	
4	V+	I	Positive power supply	
5	+IN B	I	Noninverting input channel B	
6	–IN B	I	Inverting input channel B	
7	OUT B	0	Output channel B	
8	OUT C	0	Output channel C	
9	–IN C	I	Inverting input channel C	
10	+IN C	I	Noninverting input channel C	
11	V–	I	Negative power supply	
12	+IN D	I	Noninverting input channel D	
13	–IN D	l	Inverting input channel D	
14	OUT D	0	Output channel D	



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage		±20	40 (single supply)	V
Signal input	Voltage	(V–) – 0.5	(V+) + 0.5	V
Signal input terminals <sup>(2)</sup>	Current		±10	mA
Output short ci	rcuit <sup>(3)</sup>	Cor	ntinuous	
Temperature	Operating, T <sub>A</sub>	-55	150	°C
	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5-V beyond the supply rails should be current-limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

## 7.2 ESD Ratings

			VALUE	UNIT
	Electrostatio	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{\text{pins}^{(2)}}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Power supply voltage, (V+)-(V–)	4 (±2)	36 (±18)	V
Ambient temperature, T <sub>A</sub>	-40	125	°C

#### 7.4 Thermal Information

		OPA		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	93.2	106.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.8	24.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	59.3	°C/W
ΨJT	Junction-to-top characterization parameter	13.5	0.6	°C/W
Ψјв	Junction-to-board characterization parameter	42.2	54.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

## 7.5 Electrical Characteristics: High-Voltage Operation, $V_s = \pm 4$ V to $\pm 18$ V ( $V_s = 8$ V to 36 V)

at  $T_A = 25^{\circ}$ C,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ , and  $V_{COM} = V_{OUT} = V_S / 2$ , unless otherwise noted.

	PARAMETEI	2	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE						
Vos			T <sub>A</sub> = 25°C		6	25	μV
dV <sub>OS</sub> /dT	Input offset voltage		$T_A = -40^{\circ}C$ to 125°C		0.03	0.085	μV/°C
			$V_{\rm S} = 4$ V to 36 V, $V_{\rm CM} = V_{\rm S} / 2$		0.075	0.3	μV/V
PSRR	Power-supply reject	ion ratio	$V_{S} = 4 V \text{ to } 36 V, V_{CM} = V_{S} / 2,$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			0.3	μV/V
	Long-term stability				4 <sup>(1)</sup>		μV
	Channel separation	, DC			1		μV/V
INPUT BIA	S CURRENT						
	land bing summer		$V_{CM} = V_S / 2$		±160	±1400	pА
IB	Input bias current		$T_A = -40^{\circ}C$ to $125^{\circ}C$			±18	nA
					±320	±2800	pА
l <sub>os</sub>	Input offset current		$T_A = -40^{\circ}C$ to 125°C			±6	nA
NOISE							
en	Input voltage noise		f = 0.1 Hz to 10 Hz		0.25		$\mu V_{PP}$
e <sub>n</sub>	Input voltage noise	density	f = 1 kHz		8.8		nV/√Hz
i <sub>n</sub>	Input current noise density		f = 1 kHz		7		fA/√Hz
INPUT VOI	LTAGE RANGE						
V <sub>CM</sub>	Common-mode volt	age range	$T_A = -40^{\circ}C$ to $125^{\circ}C$	V-		(V+) – 1.5	V
			(V–) < V <sub>CM</sub> < (V+) – 1.5 V	120	134		dB
CMRR	Common-mode reje	ection ratio	$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_{S} = \pm 18 V$	130	146		dB
			$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_{S} = \pm 18 V, T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$	120	126		dB
INPUT IMP	PEDANCE		· · ·				
		Differential			100    6		MΩ    pF
	Input impedance	Common-mode			6    9.5		10 <sup>12</sup> Ω    pF
OPEN-LOC	OP GAIN	•					
•	Onen leen veltege	- cin	$(V-) + 500 \text{ mV} < V_0 < (V+) - 500 \text{ mV}, R_L = 10 \text{ k}\Omega$	130	136		dB
A <sub>OL</sub>	Open-loop voltage (	Jam	(V–) + 500 mV < V <sub>O</sub> < (V+) – 500 mV, R <sub>L</sub> = 10 kΩ, T <sub>A</sub> = –40°C to 125°C	118	126		dB
FREQUEN	CY RESPONSE		· · · · · · · · · · · · · · · · · · ·				
GBW	Gain-bandwidth pro	duct			2		MHz
SR	Slew rate		G = 1		0.8		V/µs
	0-#10	0.1%	V <sub>S</sub> = ±18 V, G = 1, 10-V step		20		μS
t <sub>s</sub>	Settling time	0.01%	V <sub>S</sub> = ±18 V, G = 1, 10-V step		27		μS
	Overload recovery t	ime	$V_{IN} \times G = V_S$		1		μS
THD+N	Total harmonic dist	ortion + noise	1 kHz, G = 1, V <sub>OUT</sub> = 1 V <sub>RMS</sub>	(	0.0001%		

(1) 1000-hour life test at +125°C demonstrated randomly distributed variation in the range of measurement limits—approximately 4 µV.



# Electrical Characteristics: High-Voltage Operation, $V_s = \pm 4$ V to $\pm 18$ V ( $V_s = 8$ V to 36 V) (continued)

at T<sub>A</sub> = 25°C, R<sub>L</sub> = 10 k $\Omega$  connected to V<sub>S</sub> / 2, and V<sub>COM</sub> = V<sub>OUT</sub> = V<sub>S</sub> / 2, unless otherwise noted.

PARAMETER			TEST CONDITIONS	MIN TYP	MAX	UNIT
OUTPUT						
			No load	6	15	mV
Voltage output swing from rail		ing from rail	$R_L = 10 \text{ k}\Omega$	220	250	mV
			$R_L = 10 \text{ k}\Omega$ , $T_A = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	310	350	mV
I <sub>SC</sub>	Short circuit current			±18		mA
R <sub>O</sub>	Open-loop output resistance		f = 1 MHz, I <sub>O</sub> = 0	120		Ω
C <sub>LOAD</sub>	Capacitive load drive			1		nF
POWER S	SUPPLY		· · ·		·	
Vs	Operating voltage	range		4 to 36 (±2 to ±18)		V
	0	(	$V_{S} = \pm 4 \text{ V to } V_{S} = \pm 18 \text{ V}$	415	500	μA
Ι <sub>Q</sub>	Quiescent current	(per amplifier)	$I_{O} = 0$ mA, $T_{A} = -40^{\circ}$ C to 125°C		570	μA
TEMPER	ATURE RANGE		· · ·	•		
		Specified		-40	125	°C
	Temperature range	Operating		-55	150	°C
range	Storage		-65	150	°C	

## 7.6 Electrical Characteristics: Low-Voltage Operation, $V_s = \pm 2$ V to $< \pm 4$ V ( $V_s = \pm 4$ V to $< \pm 8$ V)

at T<sub>A</sub> = 25°C, R<sub>L</sub> = 10 k $\Omega$  connected to V<sub>S</sub> / 2, and V<sub>COM</sub> = V<sub>OUT</sub> = V<sub>S</sub> / 2, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFFSET V	OLTAGE						
V <sub>OS</sub>	land offerst welters		$T_A = 25^{\circ}C$		6	25	μV
dV <sub>OS</sub> /dT	Input offset voltage		$T_A = -40^{\circ}C$ to $125^{\circ}C$		0.03	0.085	μV/°C
			$V_{\rm S}$ = 4 V to 36 V, $V_{\rm CM}$ = $V_{\rm S}$ / 2		0.075	0.3	μV/V
PSRR	PSRR Power-supply rejection ratio		$V_{S} = 4 V \text{ to } 36 V, V_{CM} = V_{S} / 2,$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			0.3	μV/V
	Long-term stability				4 <sup>(1)</sup>		μV
	Channel separation, DC				1		μV/V
INPUT BIA	SCURRENT		·				
			$V_{CM} = V_S / 2$		±160	±1400	pА
I <sub>B</sub> Input bias currer	Input bias current		$T_A = -40^{\circ}C$ to $125^{\circ}C$			±18	nA
	I I I I I I I I I I I I I I I I I I I				±320	±2800	pА
I <sub>OS</sub> Input offset current			$T_A = -40^{\circ}C$ to $125^{\circ}C$			±6	nA
NOISE			-				
e <sub>n</sub>	Input voltage noise		f = 0.1 Hz to 10 Hz		0.25		$\mu V_{PP}$
e <sub>n</sub>	Input voltage noise	density	f = 1 kHz		8.8		nV/√Hz
i <sub>n</sub>	Input current noise	density	f = 1 kHz		7		fA/√Hz
INPUT VO	LTAGE RANGE		-				
V <sub>CM</sub>	Common-mode volt	age range		V-		(V+) – 1.5	V
			(V–) < V <sub>CM</sub> < (V+) – 1.5 V	106	114		dB
CMRR	Common-mode reje	ection ratio	$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_{S} = \pm 2 V$	114	120		dB
			$(V-) + 0.5 V < V_{CM} < (V+) - 1.5 V,$ $V_{S} = \pm 2 V, T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$	108	120		dB
INPUT IMP	PEDANCE		·				
		Differential			100    6		$M\Omega \parallel pF$
Input impedance Common-m		Common-mode			6    9.5		10 <sup>12</sup> Ω ∥ pF

(1) 1000-hour life test at +125°C demonstrated randomly distributed variation in the range of measurement limits—approximately 4 µV.

# Electrical Characteristics: Low-Voltage Operation, $V_s = \pm 2$ V to < $\pm 4$ V ( $V_s = \pm 4$ V to < $\pm 8$ V) (continued)

### at T<sub>A</sub> = 25°C, R<sub>L</sub> = 10 k $\Omega$ connected to V<sub>S</sub> / 2, and V<sub>COM</sub> = V<sub>OUT</sub> = V<sub>S</sub> / 2, unless otherwise noted.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPEN-LO	OP GAIN						
•		1-	$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV}, R_L = 10 \text{ k}\Omega$	120	130		dB
A <sub>OL</sub>	NoL Open-loop voltage gain		$(V-) + 500 \text{ mV} < V_O < (V+) - 500 \text{ mV}, R_L = 10  k\Omega, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	110	120		dB
FREQUEN	ICY RESPONSE						
GBW	Gain-bandwidth pro	duct			2		MHz
SR	Slew rate		G = 1		0.8		V/µs
	Overload recovery ti	ime	$V_{IN} \times G = V_S$		1		μS
THD+N	Total harmonic disto	ortion + noise	1 kHz, G = 1, V <sub>OUT</sub> = 1 V <sub>RMS</sub>	0	.0001%		
OUTPUT							
			No load		6	15	mV
	Voltage output swing	g from rail	$R_L = 10 \text{ k}\Omega$		220	250	mV
			$R_L = 10 \text{ k}\Omega$ , $T_A = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$		310	350	mV
I <sub>SC</sub>	Short circuit current				±18		mA
R <sub>O</sub>	Open-loop output re	sistance	$f = 1 \text{ MHz}, I_0 = 0$		120		Ω
CLOAD	Capacitive load drive	e			1		nF
POWER S	UPPLY						
Vs	Operating voltage ra	ange		4 to 36 (±2	to ±18)		V
	Ouissest summer (		$V_{\rm S} = \pm 2$ V to $V_{\rm S} = \pm 4$ V		385	465	μA
l <sub>Q</sub>	Quiescent current (p	ber amplifier)	$I_0 = 0 \text{ mA}, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			540	μA
TEMPERA	TURE RANGE					·	
		Specified		-40		125	°C
	Temperature range	Operating		-40		125	°C
		Storage		-65		150	°C



## 7.7 Typical Characteristics


**Table 1. Characteristic Performance Measurements** 

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3
Offset Voltage vs Common-Mode Voltage	Figure 4, Figure 5
Offset Voltage vs Power Supply	Figure 6
I <sub>B</sub> and I <sub>OS</sub> vs Common-Mode Voltage	Figure 7
Input Bias Current vs Temperature	Figure 8
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 9
CMRR and PSRR vs Frequency (Referred-to-Input)	Figure 10
CMRR vs Temperature	Figure 11, Figure 12
PSRR vs Temperature	Figure 13
0.1-Hz to 10-Hz Noise	Figure 14
Input Voltage Noise Spectral Density vs Frequency	Figure 15
THD+N Ratio vs Frequency	Figure 16
THD+N vs Output Amplitude	Figure 17
Quiescent Current vs Supply Voltage	Figure 18
Quiescent Current vs Temperature	Figure 19
Open-Loop Gain and Phase vs Frequency	Figure 20
Closed-Loop Gain vs Frequency	Figure 21
Open-Loop Gain vs Temperature	Figure 22
Open-Loop Output Impedance vs Frequency	Figure 23
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 24, Figure 25
No Phase Reversal	Figure 26
Positive Overload Recovery	Figure 27
Negative Overload Recovery	Figure 28
Small-Signal Step Response (100 mV)	Figure 29, Figure 30
Large-Signal Step Response	Figure 31, Figure 32
Large-Signal Settling Time (10-V Positive Step)	Figure 33
Large-Signal Settling Time (10-V Negative Step)	Figure 34
Short Circuit Current vs Temperature	Figure 35
Maximum Output Voltage vs Frequency	Figure 36
Channel Separation vs Frequency	Figure 37
EMIRR IN+ vs Frequency	Figure 38


STRUMENTS

EXAS

### $V_{S}$ = ±18 V, $V_{CM}$ = $V_{S}$ / 2, $R_{LOAD}$ = 10 $k\Omega$ connected to $V_{S}$ / 2, and $C_{L}$ = 100 pF, unless otherwise noted.








OPA4188 SBOS641D – JUNE 2012 – REVISED SEPTEMBER 2016


1 5 Typical Units Shown Power-Supply Rejection Ratio (µV/V) 0.8  $V_{SUPPLY}$  = ±2 V to ±18 V 0.6 0.4 0.2 50 nV/div 0 -0.2 -0.4 -0.6 -0.8 Peak-to-Peak Noise = 250 nV -1 -55 -35 -15 5 25 45 65 85 105 125 150 Time (1 s/div) Temperature (°C) Figure 14. 0.1-Hz to 10-Hz Noise Figure 13. PSRR vs Temperature 100 0.01 -80  $V_{OUT} = 1 V_{RMS}$ (%) Total Harmonic Distortion + Noise BW = 80 kHz Voltage Noise Density (nV/VHz) Total Harmonic Distortion + Noise 0.001 -100 10 -120 0.0001  $G = +1, R_L = 10 \text{ k}\Omega$ (dB)  $G = -1, R_{L} = 10 k\Omega$ -140 0.00001 1 10 10k 20k 100 1k 0.1 1 10 100 1k 10k 100k Frequency (Hz) Frequency (Hz) Figure 16. THD+N Ratio vs Frequency Figure 15. Input Voltage Noise Spectral Density vs Frequency 0.1 -60 0.5 BW = 80 kHz Total Harmonic Distortion + Noise (%) Total Harmonic Distortion + Noise 0.48 0.46 0.01 -80 0.44 0.42 (mA) 0.001 -100 0.4 0 0.38 0.36 0.0001 -120 0.34  $G = +1, R_L = 10 k\Omega$ (dB) 0.32  $G=-1,\,R_L=10\;k\Omega$ Specified Supply-Voltage Range 0.00001 -140 0.3 10 20 0.01 0.1 1 0 4 8 12 16 20 24 28 32 36 Output Amplitude (V<sub>RMS</sub>) Supply Voltage (V) Figure 17. THD+N vs Output Amplitude Figure 18. Quiescent Current vs Supply Voltage

## $V_{S} = \pm 18$ V, $V_{CM} = V_{S} / 2$ , $R_{LOAD} = 10$ k $\Omega$ connected to $V_{S} / 2$ , and $C_{L} = 100$ pF, unless otherwise noted.






OPA4188 SBOS641D-JUNE 2012-REVISED SEPTEMBER 2016 TEXAS INSTRUMENTS









 $V_{S} = \pm 18$  V,  $V_{CM} = V_{S} / 2$ ,  $R_{LOAD} = 10$  k $\Omega$  connected to  $V_{S} / 2$ , and  $C_{L} = 100$  pF, unless otherwise noted.

SBOS641D-JUNE 2012-REVISED SEPTEMBER 2016

**OPA4188** 










## 8 Detailed Description

### 8.1 Overview

The OPA4188 operational amplifier combines precision offset and drift with excellent overall performance, making the device ideal for many precision applications. The precision offset drift of only 0.085  $\mu$ V per degree Celsius provides stability over the entire temperature range. In addition, the device offers excellent overall performance with high CMRR, PSRR, and AOL. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- $\mu$ F capacitors are adequate. The OPA4188 device is developed using TI's proprietary auto-zero architecture shown in *Functional Block Diagram*. The internal synchronous notch filter removes switching noise from the CHOP1 and CHOP2 stages, resulting in a low noise density of 8.8 nV/Hz, low input offset voltage maximum of only 25  $\mu$ V. Input offset drift maximum of only 0.085  $\mu$ V/°C allows for calibration free system design.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Phase-Reversal Protection

The OPA4188 device has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPA4188 input prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 39.





Figure 39. No Phase Reversal



#### Feature Description (continued)

#### 8.3.2 Capacitive Load and Stability

The OPA4188 dynamic characteristics have been optimized for a range of common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the amplifier phase margin and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT}$  equal to 50  $\Omega$ ) in series with the output. Figure 40 and Figure 41 illustrate graphs of small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ . For details of analysis techniques and application circuits, see *Feedback Plots Define Op Amp AC Performance*, available for download from www.ti.com.



#### 8.3.3 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings*. Figure 42 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 42. Input Current Protection

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, highcurrent pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.



## Feature Description (continued)

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external Zener diodes may be added to the supply pins. The Zener voltage must be selected such that the diode does not turn on during normal operation. However, its Zener voltage should be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

## 8.3.4 EMI Rejection

The OPA4188 device uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI interference from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPA4188 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 43 shows the results of this testing on the OPA4188 device. Detailed information can also be found in *EMI Rejection Ratio of Operational Amplifiers* available for download from www.ti.com.




Figure 43. EMIRR Testing

## 8.4 Device Functional Modes

The OPA4188 device has a single functional mode that is operational when the power-supply voltage is greater than 4 V ( $\pm$ 2 V). The maximum power supply voltage for the OPA4188 is 36 V ( $\pm$ 18 V).

#### TEXAS INSTRUMENTS

www.ti.com

## 9 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The OPA4188 operational amplifier combines precision offset and drift with excellent overall performance, making it ideal for many precision applications. The precision offset drift of only 0.085  $\mu$ V per degree Celsius provides stability over the entire temperature range. In addition, the device offers excellent overall performance with high CMRR, PSRR, and A<sub>OL</sub>. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- $\mu$ F capacitors are adequate.

The application examples of Figure 46 and Figure 47 highlight only a few of the circuits where the OPA4188 device can be used.

### 9.1.1 Operating Characteristics

The OPA4188 device is specified for operation from 4 V to 36 V ( $\pm$ 2 V to  $\pm$ 18 V). Many of the specifications apply from  $-40^{\circ}$ C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

### 9.2 Typical Applications

#### 9.2.1 Second Order Low Pass Filter

Low pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The OPA4188 device is ideally suited to construct a high precision active filter. Figure 44 illustrates a second order low pass filter commonly encountered in signal processing applications.




Figure 44. 25-kHz Low Pass Filter

### 9.2.1.1 Design Requirements

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second order Chebyshev filter response with 3-dB gain peaking in the passband

### 9.2.1.2 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in Figure 44. Use Equation 1 to calculate the voltage transfer function.

$$\frac{\text{Output}}{\text{Input}}(s) = \frac{-1/R_1R_3C_2C_5}{s^2 + (s/C_2)(1/R_1 + 1/R_3 + 1/R_4) + 1/R_3R_4C_2C_5}$$
(1)



#### **Typical Applications (continued)**

This circuit produces a signal inversion. For this circuit, use Equation 2 to calculate the gain at DC and the low-pass cutoff frequency.

$$Gain = \frac{R_4}{R_1}$$
$$f_C = \frac{1}{2\pi} \sqrt{\left(\frac{1}{R_3}R_4C_2C_5\right)}$$

(2)

Software tools are readily available to simplify filter design. WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners. Available as a web based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows you to design, optimize, and simulate complete multi-stage active filter solutions within minutes.

#### 9.2.1.3 Application Curve




Figure 45. Gain (dB) vs Frequency (Hz)

#### 9.2.2 Discrete INA + Attenuation for ADC With a 3.3-V Supply

Figure 46 illustrates a circuit with high input impedance that can accommodate  $\pm 2$  V differential input signals. The output, V<sub>OUT</sub>, is scaled into the full scale input range of a 3.3 V analog to digital converter. Input common mode voltages as high as  $\pm 10$  V can be present with no signal clipping. Input stage gain is determined by resistors R<sub>5</sub>, R<sub>G</sub> and R<sub>7</sub> according to Equation 3.

$$Gain = 0.2x \frac{(R_5 + R_7)}{R_G}$$

(3)

## **Typical Applications (continued)**





Figure 46. Discrete INA + Attenuation for ADC With a 3.3-V Supply Circuit

#### 9.2.3 RTD Amplifier With Linearization

The OPA4188 device with ultra-low input offset voltage and ultra-low input offset voltage drift is ideally suited for RTD signal conditioning. Figure 47 illustrates a Pt100 RTD with excitation provided by a voltage reference and resistor  $R_1$ . Linearization is provided by  $R_5$ . Gain is determined by  $R_2$ ,  $R_3$  and  $R_4$ . The circuit is configured such that the output,  $V_{OUT}$ , ranges from 0 V to 5 V over the temperature range from 0°C to 200°C. The OPA4188 requires split power supplies (±5.35 V to ±15 V) for proper operation in this configuration.



(1) R<sub>5</sub> provides positive-varying excitation to linearize output.





## **10** Power Supply Recommendations

The OPA4188 device is specified for operation from 4 V to 36 V ( $\pm$ 2 V to  $\pm$ 18 V); many specifications apply from –40°C to 125°C and –55°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*. Low-loss, 0.1-µF bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

## 11 Layout


### 11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:


- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and operational amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
  - The OPA6x7 is capable of high-output current (in excess of 45 mA). Applications with low impedance loads or capacitive loads with fast transient signals demand large currents from the power supplies. Larger bypass capacitors such as 1-µF solid tantalum capacitors may improve dynamic performance in these applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques*.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 48, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- The case (TO-99 metal package only) is internally connected to the negative power supply, as with most common operational amplifiers.
- Pin 8 of the plastic PDIP, SOIC, and TO-99 packages has no internal connection.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



#### 11.2 Layout Example



(Schematic Representation)



Ground (GND) plane on another layer

Figure 48. OPA4188 Layout Example



## 12 Device and Documentation Support

### **12.1** Documentation Support

#### 12.1.1 Device Support

#### 12.1.1.1 Development Support

#### 12.1.1.1.1 TINA-TI<sup>™</sup> (Free Software Download)

TINA<sup>™</sup> is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional DC, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### NOTE

These files require that either the TINA software (from DesignSoft<sup>™</sup>) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

#### 12.1.1.1.2 TI Precision Designs

The OPAx188 devices (or similar operational amplifiers) are featured in several TI Precision Designs, available online at <a href="http://www.ti.com/ww/en/analog/precision-designs/">http://www.ti.com/ww/en/analog/precision-designs/</a>. TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits.

#### 12.1.1.1.3 WEBENCH® Filter Designer

WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® Filter Designer allows the user to create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows the user to design, optimize, and simulate complete multistage active filter solutions within minutes.

#### 12.1.2 Related Documentation

For related documentation see the following:

- Circuit Board Layout Techniques (SLOA089).
- Op Amps for Everyone (SLOD006).
- Operational amplifier gain stability, Part 3: AC gain-error analysis (SLYT383).
- Operational amplifier gain stability, Part 2: DC gain-error analysis (SLYT374).
- Using infinite-gain, MFB filter topology in fully differential active filters (SLYT343).
- Op Amp Performance Analysis (SBOA054).
- Single-Supply Operation of Operational Amplifiers (SBOA059).
- , *Tuning in Amplifiers* (SBOA067).
- Shelf-Life Evaluation of Lead-Free Component Finishes (SZZA046).

#### 12.2 Trademarks

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc. TINA, DesignSoft are trademarks of DesignSoft, Inc. All other trademarks are the property of their respective owners.

#### **OPA4188**

SBOS641D-JUNE 2012-REVISED SEPTEMBER 2016

#### TEXAS INSTRUMENTS

www.ti.com

#### **12.3 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
OPA4188AID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188	Samples
OPA4188AIDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188	Samples
OPA4188AIPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188	Samples
OPA4188AIPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4188	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensio	ns are nominal												
De	evice	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4	188AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA41	88AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	kage Type Package Drawing P		SPQ	Length (mm)	Width (mm)	Height (mm)
OPA4188AIDR	SOIC	D	14	2500	356.0	356.0	35.0
OPA4188AIPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA4188AID	D	SOIC	14	50	506.6	8	3940	4.32
OPA4188AIPW	PW	TSSOP	14	90	508	8.5	3250	2.8

## **D0014A**



## **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



## D0014A

## **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0014A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **PW0014A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0014A

## **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0014A

## **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated