## SN74ACT1073 **16-BIT BUS-TERMINATION ARRAY** WITH BUS-HOLD FUNCTION

SCAS193A - MARCH 1992 - REVISED NOVEMBER 2002

<ul> <li>Designed to Ensure Defined Voltage Levels on Floating Bus Lines in CMOS Systems</li> </ul>	DW OR NS PACKAGE (TOP VIEW)
<ul> <li>4.5-V to 5.5-V V<sub>CC</sub> Operation</li> </ul>	
<ul> <li>Inputs Accept Voltages to 5.5 V</li> </ul>	D1 1 20 D16 D2 2 19 D15
<ul> <li>Reduces Undershoot and Overshoot Caused By Line Reflections</li> </ul>	D3 [] 3 18 ] D14 D4 [] 4 17 ] D13
<ul> <li>Repetitive Peak Forward Current I<sub>FRM</sub> = 100 mA</li> </ul>	GND [] 5 16 ] V <sub>CC</sub> GND [] 6 15 [] V <sub>CC</sub>
Inputs Are TTL-Voltage Compatible	D5 [7 14] D12
<ul> <li>Low Power Consumption (Like CMOS)</li> </ul>	D6 <b>[</b> 8 13 <b>]</b> D11
<ul> <li>Center-Pin V<sub>CC</sub> and GND Configuration Minimizes High-Speed Switching Noise</li> </ul>	D7 [] 9 12 ] D10 D8 [] 10 11 ] D9
ESD Protection Exceeds JESD 22	

- 6D Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### description/ordering information

This device is designed to terminate bus lines in CMOS systems. The integrated low-impedance diodes clamp the voltage of undershoots and overshoots caused by line reflections and ensure signal integrity. The device also contains a bus-hold function that consists of a CMOS-buffer stage with a high-resistance feedback path between its output and its input. The SN74ACT1073 prevents bus lines from floating without using pullup or pulldown resistors.

The high-impedance inputs of these internal buffers are connected to the input terminals of the device. The feedback path on each internal buffer stage keeps a bus line tied to the bus holder at the last valid logic state generated by an active driver before the bus switches to the high-impedance state.

T <sub>A</sub>	PACKAGE	<u>=</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C		Tube	SN74ACT1073DW	ACT1070
	SOIC – DW	Tape and reel	SN74ACT1073DWR	ACT1073
	SOP – NS	Tape and reel	SN74ACT1073NSR	ACT1073

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated

## SN74ACT1073 16-BIT BUS-TERMINATION ARRAY WITH BUS-HOLD FUNCTION

SCAS193A - MARCH 1992 - REVISED NOVEMBER 2002

### logic diagram, one of sixteen channels (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Continuous input clamp current, $I_{IK}$ (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	±20 mA
Positive-peak input clamp current, $I_{IK}$ (V <sub>I</sub> > V <sub>CC</sub> ) (t <sub>w</sub> < 1 µs, duty cycle < 20%)	100 mA
Negative-peak input clamp current, $I_{IK}$ (V <sub>I</sub> < 0) (t <sub>w</sub> < 1 µs, duty cycle < 20%)	
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package	58°C/W
NS package	60°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp-current rating is observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
$V_{\text{IH}}$	High-level input voltage	2.5		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
VI	Input voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN74ACT1073 **16-BIT BUS-TERMINATION ARRAY** WITH BUS-HOLD FUNCTION SCAS193A – MARCH 1992 – REVISED NOVEMBER 2002

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED				T <sub>A</sub> = 25°0	)	MAINI	MAX	UNIT			
PARAMETER		ST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	IVIIIN	MIN MAX				
١ <sub>IL</sub>	$V_{CC} = 4.5$ to 5.5 V,	V <sub>I</sub> = 0.8 V	0.15	0.3	0.9	0.1	1	mA			
I <sub>IH</sub>	$V_{CC} = 4.5$ to 5.5 V,	V <sub>I</sub> = 2.5 V	-0.2	-0.5	-1.4	-0.15	-1.5	mA			
V <sub>IKL</sub>	$I_{IN} = -18 \text{ mA}$				-1.5		-1.5	V			
V <sub>IKH</sub>	I <sub>IN</sub> = 18 mA				V <sub>CC</sub> +2		V <sub>CC</sub> +2	V			
I <sub>CC</sub> ‡	V <sub>CC</sub> = 5.5 V,	Inputs open			4		40	μA			
$\Delta I_{CC}$ §	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			0.9		1	mA			
C <sub>i</sub>	$V_{I} = V_{CC}$ or GND			3				pF			


<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V.
<sup>‡</sup> Inputs may be set high or low prior to the I<sub>CC</sub> measurement.
§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.



## SN74ACT1073 **16-BIT BUS-TERMINATION ARRAY** WITH BUS-HOLD FUNCTION

SCAS193A - MARCH 1992 - REVISED NOVEMBER 2002

### **TYPICAL CHARACTERISTICS**





### **APPLICATION INFORMATION**

The SN74ACT1073 terminates the output of a driving device and holds the input of the driven device at the logic level of the driver output prior to establishment of the high-impedance state on that output (see Figure 5).




Figure 5. Bus-Hold Application





### PACKAGING INFORMATION

Orderable Device		Package Type		Pins	-		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
SN74ACT1073DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	ACT1073	
SN74ACT1073DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT1073	Samples
SN74ACT1073NSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT1073	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT1073DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ACT1073NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

7-Dec-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT1073DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ACT1073NSR	SOP	NS	20	2000	367.0	367.0	45.0

### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **DW0020A**



# **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated