









SN54AHC594, SN74AHC594 SCLS423H - JUNE 1998 - REVISED APRIL 2024

## **SNx4AHC594 8-Bit Shift Registers With Output Registers**

#### 1 Features

- Operating range 2V to 5.5V V<sub>CC</sub>
- 8-bit serial-in, parallel-out shift registers with storage
- Independent direct overriding clears on shift and storage registers
- Independent clocks for shift and storage registers
- Latch-up performance exceeds 100mA per JESD 78. class II
- ESD protection exceeds JESD 22
  - 2000V human-body model (A114-A)
  - 1000V charged-device model (C101)

## 2 Applications

- **Network Switches**
- Power Infrastructures
- PCs and Notebooks
- LED Displays
- Servers


### 3 Description

The SNx4AHC594 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear (SRCLR, RCLR) inputs are provided on the shift and storage registers. A serial (Q<sub>H</sub>) output is provided for cascading purposes.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
	D (SOIC, 16)	9.90 mm × 6mm	9.90 mm × 3.90 mm
	DB (SSOP, 16)	6.20 mm × 7.8mm	6.20 mm × 5.30 mm
SNx4AHC594	N (PDIP, 16)	19.31 mm × 9.4mm	19.31 mm × 6.35 mm
	NS (SOP, 16)	5mm × 6.4mm	5mm × 4.4mm
	PW (TSSOP, 16)	5.00 mm × 6.4mm	5.00 mm × 4.40 mm

- For more information, see Section 11. (1)
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Pin numbers shown are for the D. DB. J. N. NS. PW. and W packages

#### Simplified Schematic




## **Table of Contents**


1 Features1	7.1 Overview	11
2 Applications1	7.2 Functional Block Diagram	
3 Description1	7.3 Feature Description	
4 Pin Configuration and Functions3	7.4 Device Functional Modes	12
5 Specifications4	8 Application and Implementation	13
5.1 Absolute Maximum Ratings4	8.1 Application Information	13
5.2 ESD Ratings 4	8.2 Typical Application	
5.3 Recommended Operating Conditions4	8.3 Power Supply Recommendations	14
5.4 Thermal Information5	8.4 Layout	14
5.5 Electrical Characteristics5	9 Device and Documentation Support	16
5.6 Timing Requirements, V <sub>CC</sub> = 3.3 V ± 0.3 V6	9.1 Documentation Support (Analog)	16
5.7 Timing Requirements, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ 6	9.2 Receiving Notification of Documentation Updates	16
5.8 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V7	9.3 Support Resources	16
5.9 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V8	9.4 Trademarks	
5.10 Noise Characteristics8	9.5 Electrostatic Discharge Caution	16
5.11 Operating Characteristics8	9.6 Glossary	16
5.12 Typical Characteristics9	10 Revision History	16
6 Parameter Measurement Information10	11 Mechanical, Packaging, and Orderable	
7 Detailed Description11	Information	17



## 4 Pin Configuration and Functions

SN54AHC594 . . . J OR W PACKAGE SN74AHC594 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW)





NC - No internal connection

**Table 4-1. Pin Functions** 

		Pin	14016 4-11		
	SN54/	AHC594	SN74AHC594	I/O	Description
Name	FK	J, W	D, DB, N, NS, PW		Security
GND	10	8	8	_	Ground Pin
	1				
NC	6				No connect
	11		_	_	NO COMMENT
	16				
Q <sub>A</sub>	19	15	15	0	Q <sub>A</sub> Output
$Q_B$	2	1	1	0	Q <sub>B</sub> Output
Q <sub>C</sub>	3	2	2	0	Q <sub>C</sub> Output
$Q_D$	4	3	3	0	Q <sub>D</sub> Output
Q <sub>E</sub>	5	4	4	0	Q <sub>E</sub> Output
Q <sub>F</sub>	7	5	5	0	Q <sub>F</sub> Output
$Q_G$	8	6	6	0	Q <sub>G</sub> Output
Q <sub>H</sub>	9	7	7	0	Q <sub>H</sub> Output
Q <sub>H</sub> '	12	9	9	0	Q <sub>H'</sub> Output
RCLK	15	12	12	I	RCLK Input
RCLR	17	13	13	I	RCLR Input
SER	18	14	14	I	SER Input
SRCLK	14	11	11	I	SRCLK Input
SRCLR	13	10	10	I	SRCLR Input
V <sub>CC</sub>	20	16	16	_	Power pin



### **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>	-0.5	7	V	
Vo	Output voltage range <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	Input clamp current V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND		±75	mA	
T <sub>stg</sub>	Storage temperature range		-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		,	SN54AHC	594 <sup>(2)</sup>	SN74AHC	594	LIMIT	
			MIN	MAX	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		V <sub>CC</sub> = 2 V		0.5		0.5		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 2 V		-50		-50	μA	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V ± 0.3 V		-4		-4	mA	
		V <sub>CC</sub> = 5.5 V ± 0.5 V		-8		-8	ША	
		V <sub>CC</sub> = 2 V		50		50	μA	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V ± 0.3 V		4		4	m Λ	
		V <sub>CC</sub> = 5.5 V ± 0.5 V		8		8	mA	
Δt/Δν	Input transition rise and fall time	$V_{CC} = 3 V \pm 0.3 V$		100		100	ns/V	
ΔυΔν	Input transition rise and fall time	V <sub>CC</sub> = 5.5 V ± 0.5 V		20		20	115/ V	

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted)(1)

		SN54AHC	594 <sup>(2)</sup>	SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNII
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	125	°C

- All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).
- (2) Product Preview

#### **5.4 Thermal Information**

				SN74AHC59	4			
	THERMAL METRIC(1)	D	DB	N	NS	PW	UNIT	
		16 PINS						
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	80.2	97.5	47.5	79.1	135.9		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	39.1	47.7	34.9	35.4	70.3		
R <sub>0JB</sub>	Junction-to-board thermal resistance	27.7	48.1	27.5	39.9	81.3		
ΨЈТ	Junction-to-top characterization parameter	9.9	9.8	19.8	5.4	22.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter	37.4	47.6	27.4	39.5	80.8		
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the TI application report IC Package Thermal Metrics (SPRA953).

#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v	T <sub>A</sub> = 25°C			SN54AHC594 <sup>(2)</sup>		SN74AHC594		UNIT
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		2 V	1.9	2		1.9		1.9		
V <sub>OH</sub>	I <sub>OH</sub> = –50 μA	3 V	2.9	3		2.9		2.9		
		4.5 V	4.4	4.5		4.4		4.4		V
	I <sub>OH</sub> = –4 mA	3 V	2.58			2.48		2.48		V
	I <sub>OH</sub> = -8 mA	4.5 V	3.94	,		3.8		3.8		
	$Q_A - Q_H$ $I_{OH} = -8 \text{ mA}$	4.5 V	3.94	,		3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
V		4.5 V			0.1		0.1		0.1	V
V <sub>OL</sub>	I <sub>OL</sub> = 4 mA	3 V		,	0.36		0.5		0.44	V
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
		4.5 V			0.36		0.5		0.44	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND I <sub>O</sub> = 0	5.5 V			4		40		40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10				10	pF

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ .

<sup>(2)</sup> Product Preview



## 5.6 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			T <sub>A</sub> = 2	25°C	SN54AHC	594 <sup>(2)</sup>	SN74AH0	C594	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>w</sub> Pulse Duration		RCLK or SRCLK high or low	5.5		5.5		5.5		ns
t <sub>w</sub>	w Tuise Duration	RCLR or SRCLR low	5		5		5		115
		SER before SRCLK↑	3.5		3.5		3.5		
		SRCLK↑ before RCLK↑ <sup>(1)</sup>	8		8.5		8.5		
t <sub>su</sub>	Setup time	SRCLR low before SRCLK↑	8		9		9		ns
		SRCLR high (inactive) before SRCLK↑	4.2		4.8		4.8		
		RCLR high (inactive) before RCLK↑	4.6		5.3		5.3		
t <sub>h</sub>	Hold time, data after CLK↑	SER after SRCLK↑	1.5		1.5		1.5		ns

<sup>(1)</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

### 5.7 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			T <sub>A</sub> = 2	5°C	SN54AHC5	594 <sup>(2)</sup>	SN74AHC	594	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>w</sub>	Pulse Duration	RCLK or SRCLK high or low	5		5		5		ns
-w		RCLR or SRCLR low	5.2		5.2		5.2		115
		SER before SRCLK↑	3		3		3		
		SRCLK↑ before RCLK↑ <sup>(1)</sup>	5		5		5		
t <sub>su</sub>	Setup time	SRCLR low before SRCLK↑	5		5		5		ns
		SRCLR high (inactive) before SRCLK↑	2.9		3.3		3.3		
		RCLR high (inactive) before RCLK↑	3.2		3.7		3.7		
t <sub>h</sub>	Hold time, data after CLK↑	SER after SRCLK↑	2		2		2		ns

<sup>(1)</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> Product Preview

<sup>(2)</sup> Product Preview




Figure 5-1. Timing Diagram

## 5.8 Switching Characteristics, $V_{CC}$ = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

DADAMETED	FROM	то	LOAD	Т	A = 25°C		SN54AH	C594 <sup>(2)</sup>	SN74Al	IC594	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
£			C <sub>L</sub> = 15 pF	80 <sup>(1)</sup>	120 <sup>(2)</sup>		70 <sup>(1)</sup>		70		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	55	105		50		50		IVITZ
t <sub>PLH</sub>	RCLK	0 0	C <sub>1</sub> = 15 pF		4.6 <sup>(1)</sup>	8 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	no
t <sub>PHL</sub>	KCLK	$Q_A - Q_H$	C <sub>L</sub> = 15 pr		4.9(1)	8.2 <sup>(1)</sup>	1 <sup>(1)</sup>	8.8(1)	1	8.8	ns
t <sub>PLH</sub>	SRCLK	0	C = 15 pF		5.4 <sup>(1)</sup>	9.1 <sup>(1)</sup>	1 <sup>(1)</sup>	9.7 <sup>(1)</sup>	1	9.7	
t <sub>PHL</sub> SRCL		Q <sub>H'</sub>	C <sub>L</sub> = 15 pF		5.5 <sup>(1)</sup>	9.2 <sup>(1)</sup>	1 <sup>(1)</sup>	9.9(1)	1	9.9	ns
t <sub>PHL</sub>	RCLR	$Q_A - Q_H$	C <sub>L</sub> = 15 pF		6 <sup>(1)</sup>	9.8 <sup>(1)</sup>	1 <sup>(1)</sup>	10.6 <sup>(1)</sup>	1	10.6	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H'</sub>	C <sub>L</sub> = 15 pF		5.6 <sup>(1)</sup>	9.2 <sup>(1)</sup>	1(1)	10 <sup>(1)</sup>	1	10	ns
t <sub>PLH</sub>	DCLK	0 0	C = 50 pF		6.9	10.5	1	11.1	1	11.1	
t <sub>PHL</sub>	RCLK	$Q_A - Q_H$	C <sub>L</sub> = 50 pF		8.1	11.9	1	13.1	1	13.1	ns
t <sub>PLH</sub>	SDCI K	0	C = 50 pF		7.7	11.7	1	12.4	1	12.4	
t <sub>PHL</sub>	SRCLK	Q <sub>H'</sub>	$C_L = 50 \text{ pF}$		8.4	12.5	1	13.9	1	13.9	ns
t <sub>PHL</sub>	RCLR	$Q_A - Q_H$	C <sub>L</sub> = 50 pF		9.1	13.1	1	14.4	1	14.4	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H</sub>	C <sub>L</sub> = 50 pF		8.5	12.4	1	14	1	14	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>(2)</sup> Product Preview



## 5.9 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

		J	1 3 1			, ,					
PARAMETER	FROM	то	LOAD	Т	A = 25°C		SN54AHC	C594 <sup>(2)</sup>	SN74AH	1C594	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f			C <sub>L</sub> = 15 pF	135 <sup>(1)</sup>	170 <sup>(1)</sup>		115 <sup>(1)</sup>		115		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	120	140		95		95		IVIIIZ
t <sub>PLH</sub>	RCLK	0 0	C = 15 pF		3.3(1)	6.2 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	6.5	
t <sub>PHL</sub>	RCLK	$Q_A - Q_H$	C <sub>L</sub> = 15 pF		3.7 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.9 <sup>(1)</sup>	1	6.9	ns
t <sub>PLH</sub>	SRCLK	0	C <sub>L</sub> = 15 pF		3.7 <sup>(1)</sup>	6.8 <sup>(1)</sup>	1 <sup>(2)</sup>	7.2 <sup>(1)</sup>	1	7.2	ns
t <sub>PHL</sub>	SKULK	Q <sub>H'</sub>			4.1 <sup>(1)</sup>	7.2 <sup>(1)</sup>	1 <sup>(1)</sup>	7.6 <sup>(1)</sup>	1	7.6	
t <sub>PHL</sub>	RCLR	$Q_A - Q_H$	C <sub>L</sub> = 15 pF		4.5 <sup>(1)</sup>	7.6 <sup>(1)</sup>	1 <sup>(1)</sup>	8.2 <sup>(1)</sup>	1	8.2	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H</sub> '	C <sub>L</sub> = 15 pF		4.1 <sup>(1)</sup>	7.1 <sup>(1)</sup>	1 <sup>(1)</sup>	7.6 <sup>(1)</sup>	1	7.6	ns
t <sub>PLH</sub>	RCLK	0 0	C <sub>1</sub> = 50 pF		4.9	7.8	1	8.3	1	8.3	no
t <sub>PHL</sub>	KCLK	$Q_A - Q_H$	OL = 50 pr		5.8	8.9	1	9.7	1	9.7	ns
t <sub>PLH</sub>	SRCLK	0	C = 50 pE		5.5	8.6	1	9.1	1	9.1	no
t <sub>PHL</sub>	SKULK	Q <sub>H'</sub>	C <sub>L</sub> = 50 pF		6	9.2	1	10.1	1	10.1	ns
t <sub>PHL</sub>	RCLR	$Q_A - Q_H$	C <sub>L</sub> = 50 pF		6.6	10	1	10.7	1	10.7	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H'</sub>	C <sub>L</sub> = 50 pF		6	9.2	1	10.1	1	10.1	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

### **5.10 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$ 

	PARAMETER	SN7	UNIT		
	PARAMETER	MIN	TYP	MAX	UNII
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		1		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.6		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.8		V
$V_{IH(D)}$	High-level dynamic input voltage	3.5			V
$V_{IL(D)}$	Low-level dynamic input voltage			1.5	V

<sup>(1)</sup> Characteristics are for surface-mount packages only.

### **5.11 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER		CONDITIONS	TYP	UNIT
C	Power dissipation capacitance	No load,	f = 1 MHz	112	pF

Submit Document Feedback

<sup>(2)</sup> Product Preview



### **5.12 Typical Characteristics**




Figure 5-2. SN74AHC594 TPD vs Temperature, 15 pF Load RCLK to Q





Figure 5-3. TPD vs V<sub>CC</sub>



#### **6 Parameter Measurement Information**



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 6-1. Load Circuit and Voltage Waveforms




## 7 Detailed Description

### 7.1 Overview

The SNx4AHC594 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear ( $\overline{SRCLR}$ ,  $\overline{RCLR}$ ) inputs are provided on the shift and storage registers. A serial ( $Q_{H'}$ ) output is provided for cascading purposes. The shift register (SRCLK) and storage register (RCLK) clocks are positive-edge triggered. If the clocks are tied together, the shift register always is one clock pulse ahead of the storage register.

## 7.2 Functional Block Diagram



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.



## 7.3 Feature Description

- · Allows for down translation
  - Inputs are tolerant up to 5.5 V
- Slow edges for reduced noise
- · Low power

### 7.4 Device Functional Modes

**Table 7-1. Function Table** 

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION
Х	Х	L	Х	X	Shift register is cleared.
L	<b>↑</b>	Н	Х	Х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	Х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.
L	<b>↓</b>	Н	Х	Х	Shift register state is not changed.
X	X	X	Χ	L	Storage register is cleared.
X	X	X	<b>↑</b>	Н	Shift register data is stored in the storage register.
X	X	X	$\downarrow$	Н	Storage register state is not changed.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The SN74AHC594 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs accept voltages up to 5.5 V allowing down translation to the  $V_{CC}$  level. Figure 8-2 shows how the slower edges can reduce ringing on the output compared to higher drive parts like AC.

#### 8.2 Typical Application




Figure 8-1. Typical Application Schematic

### 8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads, so routing and load conditions should be considered to prevent ringing.


#### 8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.



- Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### 8.2.3 Application Curves



#### 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 8-3 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.



### 8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74AHC594



### 9 Device and Documentation Support

### 9.1 Documentation Support (Analog)

#### 9.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54AHC594	Click here	Click here	Click here	Click here	Click here	
SN74AHC594	Click here	Click here	Click here	Click here	Click here	

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision G (July 2014) to Revision H (April 2024)

Page

- Added package size to Device Information table, removed references to machine model, and updated layout structure to meet current data sheet standards
- Updated thermal values for PW package from RθJA = 105.7 to 135.9, RθJC(top) = 40.4 to 70.3, RθJB = 50.7 to 81.3, ΨJT = 3.7 to 22.5 ΨJB = 50.1 to 80.8, all values in °C/W......

### Changes from Revision F (September 2003) to Revision G (July 2014)

Page



#### www.ti.com

•	Added Applications	1
	Added Pin Functions table.	
•	Added Handling Ratings table	4
	Changed MAX operating temperature from 85°C to 125°C in Recommended Operating Conditions table	
•	Added Typical Characteristics section.	9
	Added Detailed Description section	
	Added Application and Implementation section.	
	Added Power Supply Recommendations and Layout sections	

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 2-Dec-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
011=1110=015	2222	- 0010					(6)	0 11 71			
SN74AHC594D	OBSOLETE	E SOIC	D	16		TBD	Call TI	Call TI	-40 to 125	AHC594	
SN74AHC594DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA594	Samples
SN74AHC594DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC594	Samples
SN74AHC594DRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC594	Samples
SN74AHC594N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC594N	Samples
SN74AHC594NSR	ACTIVE	SOP	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC594	Samples
SN74AHC594PW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125	HA594	
SN74AHC594PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HA594	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 2-Dec-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHC594:

Automotive: SN74AHC594-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

### TAPE AND REEL INFORMATION

NSTRUMENTS





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC594DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC594DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC594NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC594PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC594PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC594PWR	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1



www.ti.com 7-Dec-2024




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC594DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74AHC594DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74AHC594NSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74AHC594PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74AHC594PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74AHC594PWR	TSSOP	PW	16	2000	366.0	364.0	50.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AHC594N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC594N	N	PDIP	16	25	506	13.97	11230	4.32

## D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated