



3 Description





**SN74AHCT273** 

SCLS375G - JUNE 1997 - REVISED AUGUST 2024

# SN74AHCT273 Octal D-Type Flip-Flops With Clear

#### 1 Features

- Inputs are TTL-voltage compatible
- Contain eight flip-flops with single-rail outputs
- Direct clear input
- Individual data input to each flip-flop
- Latch-up performance exceeds 250mA per JESD
- ESD protection exceeds JESD 22
  - 2000V human-body model (A114-A)
  - 200V machine model (A115-A)
  - 1000V charged-device model (C101)

### 2 Applications

- **Buffers and Storage Registers**
- Shift Registers
- **Pattern Generators**
- Servers
- PCs and Notebooks
- **Network Switches**
- Memory Systems

- PART NUMBER BODY SIZE(3) PACKAGE SIZE(2) DB (SSOP, 20) 7.2mm × 7.8mm 7.2mm x 5.30mm DW (SOIC, 20) 12.80mm × 10.3mm 12.8mm x 7.5mm SN74AHCT273 N (PDIP, 20) 24.33mm x 9.4mm 24.33mm x 6.35mm PW (TSSOP, 20) 6.50mm × 6.4mm 6.50mm x 4.40mm NS (SOP, 20) 12.6mm x 7.8mm 12.6mm x 5.3mm
- **Device Information** PACKAGE(1)


flip-flops with a direct clear ( CLR) input.

These devices are positive-edge-triggered D-type

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.

#### **Databases** 7D 1D 2D 3D 4D 5D 6D 8D 3 13 14 17 18 1D 1D 1D 1D 1D 1D 1D 1D > C1 R R R R R R R R 2 5 6 9 12 15 16 19 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q

#### **Simplified Schematic**



**Simplified Schematic** 



### **Table of Contents**

1 Features1	7.2 Functional Block Diagrams	8
2 Applications1	7.3 Feature Description	<u>.</u> ç
3 Description1	7.4 Device Functional Modes	.0
4 Pin Configuration and Functions3	8 Application and Implementation	10
5 Specifications4	8.1 Application Information	10
5.1 Absolute Maximum Ratings4	8.2 Typical Application	10
5.2 Handling Ratings4	8.3 Power Supply Recommendations	11
5.3 Recommended Operating Conditions4	8.4 Layout	11
5.4 Thermal Information5	9 Device and Documentation Support	13
5.5 Electrical Characteristics5	9.1 Documentation Support	13
5.6 Timing Requirements5	9.2 Receiving Notification of Documentation Updates	13
5.7 Switching Characteristics6	9.3 Support Resources	13
5.8 Noise Characteristics6	9.4 Trademarks	13
5.9 Operating Characteristics6	9.5 Electrostatic Discharge Caution	13
5.10 Typical Characteristics6	9.6 Glossary	13
6 Parameter Measurement Information7	10 Revision History	13
7 Detailed Description8	11 Mechanical, Packaging, and Orderable	
7.1 Overview8	Information	14



# 4 Pin Configuration and Functions




Figure 4-1. SN74AHCT273 DB, DW, N, NS, or PW Packages; 20-Pin SSOP, SOIC, PDIP, SOP, or TSSOP

**Table 4-1. Pin Functions** 

	PIN		
NO.	NAME	I/O	DESCRIPTION
1	CLR	I	Clear Pin
2	1Q	0	1Q Output
3	1D	I	1D Input
4	2D	ı	2D Input
5	2Q	0	2Q Output
6	3Q	0	3Q Output
7	3D	I	3D Input
8	4D	I	4D Input
9	4Q	0	4Q Output
10	GND	_	Ground Pin
11	CLK	1	Clock Pin
12	5Q	0	5Q Output
13	5D	I	5D Input
14	6D	ı	6D Input
15	6Q	0	6Q Output
16	7Q	0	7Q Output
17	7D	ı	7D Input
18	8D	1	8D Input
19	8Q	0	8Q Output
20	V <sub>CC</sub>	_	Power Pin



### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND			±75	mA

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 5.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ge	-65	150	°C
	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		SN74AH	SN74AHCT273	
		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δν	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI Application Report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74AHCT273

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### **5.4 Thermal Information**

				SN74AI	HCT273			
	THERMAL METRIC(1)		DW (SOIC)	DGV (TVSOP)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
				20 F	PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	87.2	81.1	118.1	53.9	77.6	116.8	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	49.1	48.9	33.4	38.8	42.7	58.5	
R <sub>0JB</sub>	Junction-to-board thermal resistance	51.8	53.8	59.6	34.7	45.7	78.7	
ΨЈТ	Junction-to-top characterization parameter	11.6	19.5	1.1	26.9	10.2	12.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	51.2	53.1	58.9	34.7	45.2	77.9	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, (SPRA953).

#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v	T,	λ = 25°C		SN74AHCT2	73	UNIT
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNII
V	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		V
V <sub>OH</sub>	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		V
V	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	V
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44	
l <sub>1</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μA
Icc	$V_I = V_{CC}$ or GND $I_O = 0$	5.5 V			4		40	μA
ΔI <sub>CC</sub> (1)	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10		10	pF

<sup>(1)</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or  $V_{CC}$ .

### 5.6 Timing Requirements

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			T <sub>A</sub> = 25°	С	SN74AHC	T273	UNIT
			MIN	MAX	MIN	MAX	ONII
	Pulse duration	CLR low	5		6		ns
L <sub>W</sub>	ruise duration	CLK high or low	5		6.5		115
	Setup time	Data before CLK↑	5		5		no
L <sub>Su</sub>	Setup time	CLR before CLK↑	2.5		2.5		ns
t <sub>h</sub>	Hold time, data after CLK↑		0		0		ns



### 5.7 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	1	T <sub>A</sub> = 25°C		SN74AHC	T273	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
£			C <sub>L</sub> = 15 pF	75 <sup>(1)</sup>	120 <sup>(1)</sup>		65		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	50	75		45		IVITZ
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 15 pF		7.5 <sup>(1)</sup>	10 <sup>(1)</sup>	1	11.6	ns
t <sub>PLH</sub>	CLK	Q	C = 15 mF		5.5 <sup>(1)</sup>	7.5 <sup>(1)</sup>	1	8.8	
t <sub>PHL</sub>	CLK	Q	C <sub>L</sub> = 15 pF		5.8 <sup>(1)</sup>	8.2 <sup>(1)</sup>	1	10	ns
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 50 pF		8.5	11	1	12.6	ns
t <sub>PLH</sub>	CLK	0	C = 50 °F		6.5	8.5	1	9.8	
t <sub>PHL</sub>	CLK	Q	C <sub>L</sub> = 50 pF		6.8	9.2	1	11	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1 <sup>(2)</sup>		1	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### **5.8 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$ 

	PARAMETER	SN74AHCT273			UNIT
	PARAMETER		TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		7.6		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.48		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	4.4			V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V


<sup>(1)</sup> Characteristics are for surface-mount packages only.

### **5.9 Operating Characteristics**

 $T_A = 25$ °C

PARAMETER		CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load,	f = 1 MHz	27	pF

### **5.10 Typical Characteristics**




Product Folder Links: SN74AHCT273

<sup>(2)</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



#### **6 Parameter Measurement Information**



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 6-1. Load Circuit and Voltage Waveforms

### 7 Detailed Description

#### 7.1 Overview

These circuits are positive-edge-triggered D-type flip-flops with a direct clear ( $\overline{\text{CLR}}$ ) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The inputs are TTL compatible with  $V_{IL}$  at 0.8 V and  $V_{IH}$  at 2 V. This feature allows the use of these devices as up translators in a mixed 3.3 V to 5 V system environment.

### 7.2 Functional Block Diagrams




Figure 7-1. Logic Diagram (Positive Logic)




Figure 7-2. Logic Diagram, Each Flip-flop (Positive Logic)



### 7.3 Feature Description

- Allow up voltage translation from 3.3 V to 5 V
  - Inputs accept TTL voltage levels
- · Slow edge rates minimize output ringing

### 7.4 Device Functional Modes

Table 7-1. Function Table (Each Flip-flop)

	`		
	INPUTS	OUTPUT	
CLR	CLK	D	Q
L	X	Χ	L
Н	<b>↑</b>	Н	Н
Н	<b>↑</b>	L	L
Н	L	Χ	Q <sub>0</sub>
	L H	CLR CLK L X H ↑	CLR         CLK         D           L         X         X           H         ↑         H

### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The SNx4AHCT273 is a low-drive CMOS device that can be used for a multitude of applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are TTL compatible. This feature makes it ideal for translating up from 3.3 V to 5 V. Figure 8-2 shows the reduction in ringing compared to higher drive parts such as AC.

#### 8.2 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 8.2.2 Detailed Design Procedure

- 1. Recommended input conditions
  - Rise time and fall time specs: See (Δt/ΔV) in the Section 5.3 table.
  - Specified High and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the Section 5.3 table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>
- 2. Recommend output conditions
  - Load currents should not exceed 25 mA per output and 75 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>

Submit Document Feedback

### 8.2.3 Application Curves



### 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Section 5.3* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu F$  is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu F$  or 0.022  $\mu F$  is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu F$  and 1  $\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 8-3 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally inputs will be tied to GND or V<sub>CC</sub>, whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.



#### 8.4.2 Layout Example




Figure 8-3. Layout Diagram



### 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 9-1. Related Links

PARTS	PARTS PRODUCT FOLDER		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AHCT273	Click here	Click here	Click here	Click here	Click here	

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 10 Revision History

# 

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

#### **SN74AHCT273**

SCLS375G - JUNE 1997 - REVISED AUGUST 2024



•	Added Applications	<mark>1</mark>
•	Added Handling Ratings table.	4
	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table	
	Added Typical Characteristics section.	
	Added Application and Implementation section.	
	7 7 FF 1 1 1 1	

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AHCT273



www.ti.com 30-Dec-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT273DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AHCT273, HB273)	Samples
SN74AHCT273DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 125	AHCT273	
SN74AHCT273DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT273	Samples
SN74AHCT273N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT273N	Samples
SN74AHCT273NSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT273	Samples
SN74AHCT273PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB273	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### PACKAGE OPTION ADDENDUM

www.ti.com 30-Dec-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 30-Dec-2024

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT273DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHCT273DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT273NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHCT273NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHCT273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 30-Dec-2024



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT273DBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74AHCT273DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AHCT273DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHCT273DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT273NSR	SOP	NS	20	2000	356.0	356.0	41.0
SN74AHCT273NSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74AHCT273PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Dec-2024

#### **TUBE**



#### \*All dimensions are nominal

ı	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
	SN74AHCT273N	N	PDIP	20	20	506	13.97	11230	4.32





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated