SCLS609 - MARCH 2005

- Operates as a GTL-/GTL/GTL+ to LVTTL or LVTTL to GTL-/GTL/GTL+ Translator
- Series Termination on TTL Outputs of 30 Ω
- Latch-Up Testing Done to JEDEC Standard JESD 78
- ESD Performance Tested Per JESD 22
   2000-V Human-Body Model
  - (A114-B, Class II)
  - 200-V Machine Model (A115-A)
    1000-V Charged-Device Model (C101)

#### description/ordering information

The SN74GTL2007 is a 12-bit translator to interface between the 3.3-V LVTTL chip set I/O and the Xeon<sup>™</sup> processor GTL-/GTL/GTL+ I/O. The device is designed for platform health management in dual-processor applications.

ļ	PW PACKAGE (TOP VIEW)					
V <sub>REF</sub> 1AO 2AO 5A 6A EN1 11BI 11A 9BI 3AO 4AO					_	V <sub>CC</sub> 1BI 2BI 7BO1 7BO2 EN2 11BO 5BI 6BI 3BI 4BI
10AI1 10AI2 GND	[	12 13 14		17 16 15		10BO1 10BO2 9AO

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	VREF	GTL reference voltage
2-6, 8, 10-13, 15, 23	ENn nAn	Data and enable inputs/outputs (LVTTL)
7, 9, 16, 17–22, 24–27	nBn	Data inputs/outputs (GTL-/GTL/GTL+)
14	GND	Ground (0 V)
28	VCC	Positive supply voltage

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – PW	Tube	SN74GTL2007PW	GK2007
-40 C 10 85 C	1330F - FW	Tape and reel	SN74GTL2007PWR	GR2007

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCLS609 - MARCH 2005

### **Function Tables**

INF	PUTS	OUTPUT
EN1	1BI/2BI	1AO/2AO
Н	L	L
н	Н	Н
L	Х	Н

INF	UTS	OUTPUT
EN2	3BI/4BI	3AO/4AO
Н	L	L
н	Н	н
L	Х	Н

INPUT 9BI	OUTPUT 9AO
L	L
Н	Н

INPUTS	OUTPUT		
10AI1/10AI2	9BI	10BO1/10BO2	
L	L	L	
L	Н	L	
Н	L	L	
н	Н	н	

INPUTS		INPUT/OUTPUT 5A/6A	OUTPUT		
EN2	5BI/6BI	(OPEN DRAIN)	7BO1/7BO2		
Н	L	L	H‡		
н	Н	L‡	L		
Н	Н	н	н		
L	Н	L‡	L		
L	Н	н	Н		
L	L	н	н		
L	L	L‡	н		

INPUT 11BI	INPUT/OUTPUT 11A (OPEN DRAIN)	OUTPUT 11BO
L	Н	L
L	L‡	Н
Н	L	Н


H = High voltage level

L = Low voltage level

- <sup>†</sup> The enable on 7BO1/7BO2 includes a delay that prevents a transient condition (where 5BI/6BI goes from low to high, and the low to high on 5A/6A lags up to 100 ns) from causing a low glitch on the 7BO1/7BO2 outputs.
- <sup>‡</sup> Open-drain input/output terminal is driven to a logic-low state by an external driver.



SCLS609 - MARCH 2005



NOTE A: The enable on 7BO1/7BO2 includes a delay that prevents a transient conditon (where 5BI/6BI go from low to high, and the low to high on 5A/6A lags up to 100 ns) from causing a low glitch on the 7BO1/7BO2 outputs.



#### SCLS609 - MARCH 2005

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†‡</sup>

	-
Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 2): A port (LVTTL)	–0.5 to 4.6 V
B port (GTL)	–0.5 to 4.6 V
Output voltage range, V <sub>O</sub> (output in OFF or HIGH state)(see Note 2): A port	
Input diode current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output diode current, $I_{OK}$ ( $V_O < 0$ )	
Current into any output in the LOW state: A port	
B port	
Current into any output in the HIGH state, A port	
Package thermal impedance, $\theta_{JA}$ (see Note 1)	
Storage temperature range, T <sub>stq</sub>	

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> Voltages are referenced to GND (ground = 0 V).

NOTES: 1. The performance capability of a high-performance integrated circuit, in conjunction with its thermal environment, can create junction temperatures that are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

2. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		3	3.3	3.6	V	
		GTL-	0.85	0.9	0.95		
VTT	Termination voltage	GTL	1.14	1.2	1.26	V	
		GTL+	1.35	1.5	1.65	1	
		Overall	0.5	2/3 V <sub>TT</sub>	1.8		
	Defense a sulla su	GTL-	0.5	0.6	0.63	] ,/	
VREF	Reference voltage	GTL	0.76	0.8	0.84	V	
		GTL+	0.87	1	1.1	1	
		A port	0	3.3	3.6		
VI	Input voltage	B port	0	VTT	3.6	V	
		A port	2	2			
VIH	HIGH-level input voltage	B port	V <sub>REF</sub> + 50 m	V		V	
		A port			0.8		
VIL	LOW-level input voltage	B port		V <sub>REF</sub> - 50 m		V	
ЮН	HIGH-level output current	A port			-16	mA	
		A port			16	mA	
IOL	LOW-level output current	B port		15			
TA	Operating free-air temperature range	•	-40		85	°C	



SCLS609 - MARCH 2005

PARAMETER			–40°C TO +85°C				
		TEST CONDITIONS	MIN	түр†	MAX	UNIT	
+		$V_{CC}$ = 3 V to 3.6 V, $I_{OH}$ = -100 $\mu$ A	V <sub>CC</sub> -0.2			v	
v <sub>он‡</sub>	A port	$V_{CC} = 3 V, I_{OH} = -16 mA$	MIN TYP			v	
V <sub>OL</sub> ‡	A port	$V_{CC} = 3 V, I_{OL} = 16 mA$			0.8	.,	
	B port	$V_{CC} = 3 V, I_{OL} = 15 mA$			0.4	V	
lj –		$V_{CC} = 3.6 V, V_{I} = V_{CC}$			±1		
	A port	V <sub>CC</sub> = 3.6, V <sub>I</sub> = 0 V			±1	μA	
	B port	$V_{CC} = 3.6 \text{ V}, \text{ V}_{I} = \text{V}_{TT} \text{ or GND}$			±1		
ICC	A or B port	$V_{CC} = 3.6 \text{ V}, \text{ V}_{I} = V_{CC} \text{ or GND}, \text{ I}_{O} = 0$			12	mA	
∆ICC§	A port or control inputs	$V_{CC} = 3.6 \text{ V}, \text{ V}_{I} = V_{CC} - 0.6 \text{ V}$			500	μΑ	
Cia	A port	V <sub>O</sub> = 3 V or 0		5		~F	
CIO	B port	$V_{O} = V_{TT} \text{ or } 0$		4		pF	

### electrical characteristics over recommended operating conditions

<sup>†</sup> All typical values are measured at V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = 25°C.

<sup>‡</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed. <sup>§</sup> This is the increase in supply current for each input that is at the specified LVTTL voltage, rather than V<sub>CC</sub> or GND.

### switching characteristics over recommended operating free-air temperature range


PARAMETER				GTL-			GTL			GTL+		
		WAVEFORM	$V_{CC}$ = 3.3 V ± 0.3 V V <sub>REF</sub> = 0.6 V			V <sub>CC</sub> = 3.3 V ± 0.3 V V <sub>REF</sub> = 0.8 V			V <sub>CC</sub> = 3.3 V ± 0.3 V V <sub>REF</sub> = 1 V			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	MIN	TYP†	MAX	
<sup>t</sup> PLH	An to Bn	1	2	4	8	2	4	8	2	4	8	2
<sup>t</sup> PHL		Ι	2	5.5	10	2	5.5	10	2	5.5	10	ns
<sup>t</sup> PLH	Bn to An	0	2	5.5	10	2	5.5	10	2	5.5	10	ns
<sup>t</sup> PHL	Bh to An	2	2	5.5	10	2	5.5	10	2	5.5	10	
<sup>t</sup> PLH		2	2	6	11	2	6	11	2	6	11	ns
<sup>t</sup> PHL	9BI to 10BOn	3	2	6	11	2	6	11	2	6	11	
<sup>t</sup> PLH	44014-4400	2	2	8	13	2	8	13	2	8	13	ns
t <sub>PHL</sub> ¶	11BI to 11BO	3	2	14	21	2	14	21	2	14	21	
<sup>t</sup> PLH	Bn to Bn	3	4	7	11	4	7	11	4	7	11	ns
<sup>t</sup> PHL		3	120	205	350	120	205	350	120	205	350	
<sup>t</sup> PLH		4	1	3	7	1	3	7	1	3	7	7 7 ns
<sup>t</sup> PHL	ENn to An	4	1	3	7	1	3	7	1	3	7	
<sup>t</sup> PLZ		-	2	5	10	2	5	10	2	5	10	ns
<sup>t</sup> PZL	Bn to An (I/O)	5	2	5	10	2	5	10	2	5	10	
<sup>t</sup> PLZ	EN2 to An (I/O)	6	1	3	7	1	3	7	1	3	7	20
<sup>t</sup> PZL		6	1	3	7	1	3	7	1	3	7	ns

<sup>†</sup> All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_A$  = 25°C.

Includes ~7.6-ns RC rise time of test-load pullup on 11-A, 1.5-kΩ pullup, and 21-pF load on 11 A has approximately 23-ns RC rise time.




SCLS609 - MARCH 2005



<sup>†</sup> All control inputs are LVTTL levels.


NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns. C. The outputs are measured one at a time, with one transition per measurement.





SCLS609 - MARCH 2005



### **Frequently Asked Questions**

**Question 1:** On the GTL2007 LVTTL input, specifically 10AI1 and 10AI2, when the GTL2007 is powered down, these inputs may be pulled up to 3.3 V, and we want to ensure that there is no leakage path to the power rail under this condition. Are the LVTTL inputs high impedance when the device is powered down, and will there be any leakage?

**Answer 1:** When the device is powered down, the LVTTL inputs are in a high-impedance state and do not leak to V<sub>DD</sub> if they are pulled high while the device is powered down.

Question 2: Do all the LVTTL inputs have the same powered-down characteristic?

Answer 2: Yes

**Question 3:** What is the condition of the other GTL I/O and LVTTL output pins when the device is powered down?

**Answer 3:** The open-drain outputs, both GTL and LVTTL, do not leak to the power supply if they are pulled high while the device is powered down. The GTL inputs also do not leak to the power supply under the same conditions. The LVTTL totem-pole outputs, however, are not open-drain type outputs, and there is no current flow on these pins if they are pulled high when V<sub>DD</sub> is at ground.





10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74GTL2007PW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2007	Samples
SN74GTL2007PWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2007	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020



www.ti.com

Pin1 Quadrant

Q1

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*/	*All dimensions are nominal												
ſ	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	
ſ	SN74GTL2007PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL2007PWR	TSSOP	PW	28	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

### TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74GTL2007PW	PW	TSSOP	28	50	530	10.2	3600	3.5

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



All finited dimensions die in finite cers. Dimensioning e
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated