SPRS161K - MARCH 2001 - REVISED JULY 2007

- High-Performance Static CMOS Technology
 25-ns Instruction Cycle Time (40 MHz)
 - 40-MIPS Performance
 - Low-Power 3.3-V Design
- Based on TMS320C2xx DSP CPU Core

 Code-Compatible With 240x and F243/F241/C242
 - Instruction Set Compatible With F240
- On-Chip Memory
 - Up to 8K Words x 16 Bits of Flash EEPROM (2 Sectors) (LF2401A)
 - 8K Words x 16 Bits of ROM (LC2401A)
 - Programmable "Code-Security" Feature for the On-Chip Flash/ROM
 - Up to 1K Words x 16 Bits of Data/Program RAM
 - 544 Words of Dual-Access RAM
 - Up to 512 Words of Single-Access RAM
- Boot ROM
 - SCI Bootloader
- Event-Manager (EV) Module (EVA), Which Includes:
 - Two 16-Bit General-Purpose Timers
 - Seven 16-Bit Pulse-Width Modulation (PWM) Channels Which Enable:
 - Three-Phase Inverter Control
 - Center- or Edge-Alignment of PWM Channels
 - Emergency PWM Channel Shutdown With External PDPINTA Pin
 - Programmable Deadband (Deadtime)
 Prevents Shoot-Through Faults
 - One Capture Unit for Time-Stamping of External Events
 - Input Qualifier for Select Pins
 - Synchronized A-to-D Conversion
 - Designed for AC Induction, BLDC, Switched Reluctance, and Stepper Motor Control

- Small Foot-Print (7 mm × 7 mm) Ideally Suited for Space-Constrained Applications
- Watchdog (WD) Timer Module
- 10-Bit Analog-to-Digital Converter (ADC)
 - 5 Multiplexed Input Channels
 - 500 ns Minimum Conversion Time
 - Selectable Twin 8-State Sequencers Triggered by Event Manager
- Serial Communications Interface (SCI)
- Phase-Locked-Loop (PLL)-Based Clock Generation
- Up to 13 Individually Programmable, Multiplexed General-Purpose Input/Output (GPIO) Pins
- User-Selectable Dual External Interrupts (XINT1 and XINT2)
- Power Management:
 - Three Power-Down Modes
 - Ability to Power Down Each Peripheral Independently
- Real-Time JTAG-Compliant Scan-Based Emulation, IEEE Standard 1149.1[†] (JTAG)
- Development Tools Include:
 - Texas Instruments (TI) ANSI C Compiler, Assembler/Linker, and Code Composer Studio[™] Debugger
 - Evaluation Modules
 - Scan-Based Self-Emulation (XDS510[™])
 - Broad Third-Party Digital Motor Control Support
- 32-Pin VF Low-Profile Quad Flatpack (LQFP)
- Extended Temperature Options (A and S)
 A: 40°C to 85°C
 - S: 40°C to 125°C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Code Composer Studio and XDS510 are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

[†] IEEE Standard 1149.1–1990, IEEE Standard Test-Access Port; however, boundary scan is not supported in this device family.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SPRS161K – MARCH 2001 – REVISED JULY 2007

Table of Contents

description TMS320x240xA device summary description TMS320x240xA device summary functional block diagram of the LF2401A DSP controller functional block diagram of the LC2401A	4 4 5 6
DSP controller	7
terminal functions constraints while emulating with JTAG port pins and GPIO functions in-circuit emulation options	17 18
memory map	19 21
peripheral memory map device reset and interrupts interrupt request structure DSP CPU core TMS320Lx2401A instruction set addressing modes scan-based emulation functional block diagram of the 2401A	21 22 24 25 25 25 26
DSP CPU 2401A legend for the internal hardware status and control registers central processing unit internal memory dual-access RAM (DARAM) single-access RAM (DARAM) ROM (LC2401A) Flash EEPROM (LF2401A) boot ROM† Flash/ROM security peripherals event manager module (EVA) enhanced analog-to-digital converter	27 28 29 30 34 34 34 34 35 36 37 37
(ADC) module	41
serial communications interface (SCI) module	43 45 46 46

low-power modes clock domains other power-down options digital I/O and shared pin functions watchdog (WD) timer module development support device and development support	46 46 47 48 49 52
tool nomenclature documentation support LF2401A AND LC2401A ELECTRICAL	53 55
SPECIFICATIONS DATA	57
absolute maximum ratings over operating temperature range recommended operating conditions current consumption graphs reducing current consumption	57 57 60 60
emulator connection without signal buffering for the DSP	60
PARAMETER MEASUREMENT INFORMATION signal transition levels timing parameter symbology general notes on timing parameters external reference crystal/clock with PLL circuit enabled timing with the PLL circuit enabled	62 63 63 64 64
RS timing low-power mode timing LPM2 wake-up timing timing event manager interface PWM timing capture timing interrupt timing general-purpose input/output timing 10-bit analog-to-digital converter (ADC)	65 68 70 71 71 72 73 74 75
migrating from other 240xA devices to Lx2401A	77
migrating from LF240xA (Flash) devices to LC240xA (ROM) devices peripheral register description mechanical data	78 79 87



SPRS161K - MARCH 2001 - REVISED JULY 2007

REVISION HISTORY

This data sheet revision history highlights the technical changes made to the SPRS161J device-specific data sheet to make it an SPRS161K revision.

Scope:

PAGE	HIGHLIGHTS
20	Modified On-chip ROM part of Figure 10, TMS320LC2401A Memory Map
42	Added sentence to paragraph following Figure 15
57	Added note to receommended operating conditions table
60	Added section on emulator connection without signal buffering for the DSP
78	Added section on migrating from LF2401A to LC2401A



SPRS161K – MARCH 2001 – REVISED JULY 2007

description

The TMS320Lx2401A[†] device, a new member of the TMS320C24x[™] generation of digital signal processor (DSP) controllers, is part of the TMS320C2000[™] platform of fixed-point DSPs. The Lx2401A device offers the enhanced TMS320[™] DSP architectural design of the C2xx core CPU for low-cost, low-power, and high-performance processing capabilities. Several advanced peripherals, optimized for digital motor and motion control applications, have been integrated to provide a true single-chip DSP controller. While code-compatible with the existing 240x and C24x[™] DSP controller devices, the Lx2401A offers increased processing performance (40 MIPS) and a higher level of peripheral integration. See the *TMS320x240xA Device Summary* section for device-specific features.

The Lx2401A device offers a peripheral suite tailored to meet the specific price/performance points required by various applications. The Lx2401A also offers a cost-effective reprogrammable solution for volume production. A password-based "code security" feature on the device is useful in preventing unauthorized duplication of proprietary code stored in on-chip Flash/ROM. Note that the LF2401A contains a 256-word boot ROM to facilitate in-circuit programming. The boot ROM on LC2401A is used for test purposes.

The Lx2401A offers an event manager module which has been optimized for digital motor control and power conversion applications. Capabilities of this module include center- and/or edge-aligned PWM generation, programmable deadband to prevent shoot-through faults, and synchronized analog-to-digital conversion. Select EV pins have been provided with an "input-qualifier" circuitry, which minimizes inadvertent pin-triggering by glitches.

The high-performance, 10-bit analog-to-digital converter (ADC) has a minimum conversion time of 500 ns and offers up to 5 channels of analog input. The autosequencing capability of the ADC allows a maximum of 16 conversions to take place in a single conversion session without any CPU overhead.

A serial communications interface (SCI) is integrated on all devices to provide asynchronous communication to other devices in the system. To maximize device flexibility, functional pins are also configurable as general-purpose inputs/outputs (GPIOs).

To streamline development time, JTAG-compliant scan-based emulation has been integrated into all devices. This provides non-intrusive real-time capabilities required to debug digital control systems. A complete suite of code-generation tools from C compilers to the industry-standard Code Composer Studio[™] debugger supports this family. Numerous third-party developers not only offer device-level development tools, but also system-level design and development support.

NOTE: The Lx2401A device has reduced peripheral functionality compared to other 24x/240x devices. While peripherals such as SPI and CAN are absent on the Lx2401A, peripherals such as EV and ADC have reduced functionality. For example, in the case of EV, there is no QEP unit and the Capture unit has only one capture pin (as opposed to three or six pins in other devices). The ADC has only five input channels (as opposed to eight or sixteen channels in other devices). For these reasons, some bits that are valid in other 24x/240x devices are not applicable in the Lx2401A. The registers and their valid bits are described in Table 16, Lx2401A DSP Peripheral Register Description. For a description of those registers and bits that are valid, refer to the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357). Any exceptions to SPRU357 have been described in the respective peripheral sections in this data sheet.

TMS320C24x, TMS320C2000, TMS320, and C24x are trademarks of Texas Instruments.

[†] Throughout this document, TMS320Lx2401A is used as a generic name for the TMS320LF2401A and TMS320LC2401A devices. An abbreviated name, Lx2401A, denotes both devices as well.



SPRS161K - MARCH 2001 - REVISED JULY 2007

TMS320x240xA device summary

FEATU	RE	LF2401A	LC2401A	LF2402A	LC2402A
C2xx DSP Core		Yes	Yes	Yes	Yes
Instruction Cycle		25 ns	25 ns	25 ns	25 ns
MIPS (40 MHz)		40 MIPS	40 MIPS	40 MIPS	40 MIPS
	Dual-Access RAM (DARAM)	544	544	544	544
RAM (16-bit word)	Single-Access RAM (SARAM)	512	512	512	-
3.3-V Flash (Program Sp	bace, 16-bit word)	8K	—	8K	—
Flash Sectors		4K/4K	—	4K/4K	—
On-chip ROM (Program	Space, 16-bit word)	—	8K	—	6K
Code Security for On-Ch	ip Flash/ROM	Yes	Yes	Yes	Yes
Boot ROM		Yes	Yes	Yes	
External Memory Interfac	се	—	—	—	
Event Manager A (EVA)		EVA	EVA	EVA	EVA
General-Purpo	ose (GP) Timers	2	2	2	2
Compare (CM	P)/PWM	7	7	8	8
Capture (CAP))/QEP	1	1	3/2	3/2
 Input qualifier circuitry on PDPINTx, CAPn, XINT1/2, and ADCSOC pins 		Yes†	Yest	Yes	Yes
Watchdog Timer		Yes	Yes	Yes	Yes
10-Bit ADC		Yes	Yes	Yes	Yes
Channels		5	5	8	8
Conversion Tir	me (minimum)	500 ns	500 ns	500 ns	500 ns
SPI		_	_	_	—
SCI		Yes	Yes	Yes	Yes
CAN		_	—	_	—
Digital I/O Pins (Shared)		13	13	21	21
External Interrupts		2	2	3	3
Current - Matterna	Core	3.3 V	3.3 V	3.3 V	3.3 V
Supply Voltage	I/O	3.3 V	3.3 V	3.3 V	3.3 V
Packaging		32-pin VF	32-pin VF	64-pin PG	64-pin PG
Product Status [‡] : Product Preview (PP) Advance Information (AI) Production Data (PD)		PD	PD	PD	PD

Table 1. Device Feature Comparison Between Lx2401A and Lx2402A

[†] Some pins may not be applicable to Lx2401A.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SPRS161K - MARCH 2001 - REVISED JULY 2007

functional block diagram of the LF2401A DSP controller




[†] T2PWM, XINT1, and IOPB0 functionalities are multiplexed into a single pin, T2PWM/XINT1/IOPB0.

\$ XINT2, ADCSOC, CAP1, IOPA7, and CLKOUT functionalities are multiplexed into a single pin, XINT2/ADCSOC/CAP1/IOPA7/CLKOUT.



SPRS161K - MARCH 2001 - REVISED JULY 2007




functional block diagram of the LC2401A DSP controller

[†]T2PWM, XINT1, and IOPB0 functionalities are multiplexed into a single pin, T2PWM/XINT1/IOPB0.

\$ XINT2, ADCSOC, CAP1, IOPA7, and CLKOUT functionalities are multiplexed into a single pin, XINT2/ADCSOC/CAP1/IOPA7/CLKOUT.



SPRS161K – MARCH 2001 – REVISED JULY 2007



[†] Pin 26 is V_{CCP} on LF2401A and is a No Connect (NC) on LC2401A. NOTE A: Bold face type indicates function of the device pin after reset.



SPRS161K - MARCH 2001 - REVISED JULY 2007

terminal functions

Terminal Functions†

TERMINAL		DESCRIPTION			
NAME	NO.	DESCRIPTION			
RS	9	Device Reset (in) and Watchdog Reset (out). Device reset. \overline{RS} causes the device to terminate execution and to set PC = 0. When \overline{RS} is brought to a high level, execution begins at location 0x0000 of program memory. This pin is driven low by the DSP when a watchdog reset occurs. During watchdog reset, the \overline{RS} pin will be driven low for the watchdog reset duration of 128 CLKIN cycles. The output buffer of this pin is an open-drain with an internal pullup (20 µA, typical). It is recommended that this pin be driven by an open-drain device. (↑)			
PDPINTA/IOPA0	32	 Power drive protection input. When this pin is pulled low by an external event, an interrupt is generated and all PWM outputs go to high-impedance state. PDPINTA will keep PWM outputs in high-impedance state even when the DSP is not executing. (1) NOTES: 1) Upon reset, the PDPINTA function is active, in addition to the GPIO function. If the IOPA0 function is desired, the PDPINTA function must be disabled. (This can be done by writing to bit 0 of the EVAIMRA register.) Otherwise, the PWM outputs could inadvertently be put into a high-impedance state when the IOPA0 pin is driven low. 2) When PDPINTA is used to "wake up" the DSP from LPM2, the pin should be held low for (98304 CLKIN + 12 CLKOUT) cycles. 3) This pin <i>must</i> be held high when on-chip boot ROM is invoked. 			
PWM1/IOPA1	27	Compare/PWM output 1 or GPIO (1)			
PWM2/IOPA2	28	Compare/PWM output 2 or GPIO (1)			
PWM3/IOPA3	29	Compare/PWM output 3 or GPIO (1)			
PWM4/ IOPA4	10	Compare/PWM output 4 or GPIO (1)			
PWM5/IOPA5	11	Compare/PWM output 5 or GPIO (1)			
PWM6/IOPA6	12	Compare/PWM output 6 or GPIO (1)			
T2PWM/XINT1/IOPB0	31	Upon reset, this pin comes up as XINT1/IOPB0 pin. To enable the XINT1 function, the appropriate bit in the XINT1CR register must be set. No special configuration sequence is needed to use this pin as a GPIO. However, a write to the PADATDIR register is necessary to configure this pin as a general-purpose output. Configuration of this pin as T2PWM is achieved by writing a one to bit 8 of the MCRA register. Note that the value of bit 8 in the MCRA register does not affect the XINT1 functionality of this pin. The XINT1 function is enabled/disabled by the value written into the XINT1CR register and is independent of the value written in bit 8 in the MCRA register. (\uparrow)			
XINT2/ADCSOC/CAP1/ IOPA7/CLKOUT	22	Upon reset, this pin can be configured as any one of the following: XINT2, ADCSOC, CAP1, or IOPA7. To configure this pin for XINT2 function, the appropriate bit in the XINT2CR register must be set. To configure this pin for ADCSOC function, the appropriate bit in the ADCTRL2 register must be set. To configure this pin for CAP1 function, the appropriate bits in the CAPCONA register must be configured. To summarize, the XINT2, ADCSOC, and CAP1 functions are enabled at the respective peripheral level. No special configuration sequence is needed to use this pin as a GPIO. However, a write to the PADATDIR register is necessary to configure this pin as a general-purpose output. This pin can also function as the CPU clock output. This is achieved by writing a one to bit 7 of the MCRA register. When CLKOUT is chosen, the internal logic for the XINT2, ADCSOC, and CAP1 sees the pin as a "1". ([↑])			

[†]Bold face type indicates function of the device pin after reset.

[‡] It is highly recommended that V_{CCA} be isolated from the digital supply voltage (and V_{SSA} from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

§ TDI is MUXed with digital output, not digital I/O.

 \P Pin 26 is V_{CCP} on LF2401A and is a No Connect (NC) on LC2401A.

LEGEND: $\hat{\uparrow}$ – Internal pullup \downarrow – Internal pulldown (Typical active pullup/pulldown value is ±20 μ A.)

NOTE: On the target hardware, pins 13 and 14 (EMU0/EMU1) of the JTAG header must be pulled high.



SPRS161K - MARCH 2001 - REVISED JULY 2007

terminal functions (continued)

Terminal Functions[†] (Continued)

TERMINAL	TERMINAL	
NAME	NO.	DESCRIPTION
ADCIN00	17	Analog input channel 0
ADCIN01	16	Analog input channel 1
ADCIN02	15	Analog input channel 2
ADCIN03	14	Analog input channel 3
ADCIN04	13	Analog input channel 4
V _{CCA}	19	Analog supply voltage for ADC (3.3 V) ^{\ddagger} Internally connected to V _{REFHI}
V _{SSA}	18	Analog ground reference for ADC. Internally connected to VREFLO.
SCITXD/IOPB3	3	SCI asynchronous serial port transmit data or GPIO (1)
SCIRXD/IOPB4	2	SCI asynchronous serial port receive data or GPIO (1)
		JTAG test clock or GPIO (1)
TCK/ IOPB1	4	Function when TRST = 0: IOPB1 Function when TRST = 1: TCK
TDI/ 0PB5§	JTAG test data input or GPO. When TRST is low (i.e., when the JTAG connector is not connected to the DSP), the TDI/ OPB5 pin acts as an <u>output</u> . When RS is low, the OPB5 pin is asynchronously forced into a high-impedance state and when RS subsequently rises, it will remain in high-impedance state until software configures this pin as an output. The B5DIR bit (bit 13 of the PBDATDIR register) controls the enable to this output buffer. Bit 13 of the MCRA register will have no effect on this pin. (1) This pin <i>must</i> be held low during a reset to invoke the on-chip boot ROM. Function when TRST = 0: OPB5	
		Function when TRST = 1: TDI
TDO/ IOPB2	23	JTAG scan out, test data output or GPIO (\downarrow) Function when $\overline{\text{TRST}} = 0$: IOPB2 Function when $\overline{\text{TRST}} = 1$: TDO
TMS/ XF	1	JTAG test mode select or GPO. External flag output (latched software-programmable signal). XF is a general-purpose output pin. It is set/reset by the SETC XF/CLRC XF instruction. This pin is configured as an external flag output by all device resets. (1) Function when $\overline{\text{TRST}} = 0$: XF Function when $\overline{\text{TRST}} = 1$: TMS
		NOTE: The enabling/disabling of the XF pin is controlled by Bit 0 of the SCSR4 register at address 0x701B (in addition to the TRST pin). Upon reset, this bit is zero, disabling the XF pin. This bit must be set by user code before it can be used. This bit is not readable; hence, its status cannot be determined.

[†] Bold face type indicates function of the device pin after reset.

[‡] It is highly recommended that V_{CCA} be isolated from the digital supply voltage (and V_{SSA} from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

§ TDI is MUXed with digital output, not digital I/O.

I Pin 26 is V_{CCP} on LF2401A and is a No Connect (NC) on LC2401A.

LEGEND: \uparrow – Internal pullup \downarrow – Internal pulldown (Typical active pullup/pulldown value is ±20 μ A.)

NOTE: On the target hardware, pins 13 and 14 (EMU0/EMU1) of the JTAG header must be pulled high.



SPRS161K - MARCH 2001 - REVISED JULY 2007

terminal functions (continued)

Terminal Functions[†] (Continued)

TERMINAL		DEGODIDION		
NAME	NO.	DESCRIPTION		
TRST	20	JTAG test reset. The function of the TCK, TDI, TDO, and TMS pins depend on the state of the TRST pin. If TRST = 1 (Test or Debugging mode), the function of these pins will be JTAG function (the GPIO function of these pins is not available). If TRST = 0 (Functional mode), these pins function as GPIO. (\downarrow) NOTE: Do not use pullup resistors on TRST; it has an internal pulldown device. TRST is an active high test pin and must be maintained low at all times during normal device operation. In a low-noise environment, TRST may be left floating. In other instances, an external pulldown resistor is highly recommended. The value of this resistor should be based on drive strength of the debugger pods applicable to the design. A 2.2-k Ω resistor generally offers adequate protection. Since this is application-specific, it is recommended that each target board be validated for proper operation of the debugger and the application.		
XTAL1/CLKIN	6	Crystal/Clock input to PLL		
XTAL2	7	Crystal output		
VCCP¶	26	Flash programming voltage pin. This pin must be connected to a 5-V supply for Flash programming. The Flash cannot be programmed if this pin is connected to GND. When not programming the Flash (i.e., during normal device operation), this pin can either be left connected to the 5-V supply or it can be tied to GND. This pin must not be left floating at any time. Do not use any current-limiting resistor in series with the 5-V supply on this pin. This pin is a "no connect" (NC) on ROM parts (i.e., this pin is not connected to any circuitry internal to the device). Connecting this pin to 5 V or leaving it open makes no difference on ROM parts.		
V _{DD}	5	Core supply (3.3 V)		
V _{DD}	25	Core supply (3.3 V)		
V _{SS}	8	Core ground		
V _{SS}	21	Core ground		
V _{SS}	30	Core ground		

[†]Bold face type indicates function of the device pin after reset.

[‡] It is highly recommended that V_{CCA} be isolated from the digital supply voltage (and V_{SSA} from digital ground) to maintain the specified accuracy and improve the noise immunity of the ADC.

§ TDI is MUXed with digital output, not digital I/O.

Pin 26 is V_{CCP} on LF2401A and is a No Connect (NC) on LC2401A.

LEGEND: $\hat{\uparrow}$ – Internal pullup \downarrow – Internal pulldown (Typical active pullup/pulldown value is ±20 μ A.)

NOTE: On the target hardware, pins 13 and 14 (EMU0/EMU1) of the JTAG header must be pulled high.

NOTE:


The I/O pins that are MUXed with the JTAG function cannot be used while debugging, since the emulator needs complete control of the JTAG pins. While debugging, there should not be any circuitry connected on these MUXed pins that could disturb the JTAG debug process.



SPRS161K – MARCH 2001 – REVISED JULY 2007

terminal functions (continued)

NOTE: The multiplexing diagrams are functional representations of the multiplexing scheme. They do not represent the actual circuit elements within the silicon.



MCRA.k	PWMn/IOPAn	DIRECTION BIT	DATA BIT
MCRA.1	PWM1/IOPA1	PADATDIR.9	PADATDIR.1
MCRA.2	PWM2/IOPA2	PADATDIR.10	PADATDIR.2
MCRA.3	PWM3/IOPA3	PADATDIR.11	PADATDIR.3
MCRA.4	PWM4/IOPA4	PADATDIR.12	PADATDIR.4
MCRA.5	PWM5/IOPA5	PADATDIR.13	PADATDIR.5
MCRA.6	PWM6/IOPA6	PADATDIR.14	PADATDIR.6

Figure 1. PWMn/IOPAn Pin Multiplexing Functional Block Diagram




Figure 2. PDPINTA/IOPA0 Pin Multiplexing Functional Block Diagram



SPRS161K - MARCH 2001 - REVISED JULY 2007




Figure 3. XINT2/ADCSOC/CAP1/IOPA7/CLKOUT Pin Multiplexing Functional Block Diagram



SPRS161K - MARCH 2001 - REVISED JULY 2007

terminal functions (continued)




Figure 4. T2PWM/XINT1/IOPB0 Pin Multiplexing Functional Block Diagram




Figure 5. SCITXD/IOPB3 Pin Multiplexing Functional Block Diagram



SPRS161K - MARCH 2001 - REVISED JULY 2007

terminal functions (continued)





Figure 6. SCIRXD/IOPB4 Pin Multiplexing Functional Block Diagram



SPRS161K - MARCH 2001 - REVISED JULY 2007

terminal functions (continued)



[†] This bit is a write-only bit.

Figure 7. JTAG/GPIO Pins Multiplexing Functional Block Diagram



constraints while emulating with JTAG port pins and GPIO functions

This section highlights the constraints that are encountered if the emulation/debugging tool attempts to use the multiplexed JTAG/GPIO pins in their JTAG configuration while the application attempts to use them in the GPIO configuration at the same time:

- Since the emulation/debugging tools need complete control of the JTAG port pins, the GPIO functions that are multiplexed with the JTAG port pins cannot be used when the JTAG pod is connected to the JTAG header.
- 2. Applications using the JTAG port pins for its GPIO function must provide some isolation mechanism (such as jumpers) to isolate the external circuitry associated with the GPIO circuits. This will ensure that the GPIO circuit does not conflict with the signals from the JTAG pod. To reiterate, the circuitry associated with the GPIO pins *must* be isolated from the DSP before the JTAG pod is connected to the JTAG header.
- 3. It is recommended that the Lx2401A application software does not enable GPIO function for the multiplexed JTAG/GPIO pins if emulation tools are ever planned to be used concurrently. This will avoid drive conflicts between JTAG pod signals and GPIO signals—particularly on TCK, TDI and TMS pins. Table 2 shows the configuration of the multiplexed JTAG/GPIO pins depending on the status of the TRST pin.

TRST = 1	TRST = 0
TCK (signal from the JTAG pod)	Can be configured as IOPB1
TDI (signal from the JTAG pod)	Can be configured as OPB5
TMS (signal from the JTAG pod)	Can be configured as XF

Table 2. Configuration of Multiplexed JTAG/GPIO Pins

4. TRST pin is internally pulled down. When this pin is left unconnected, it puts the multiplexed JTAG/GPIO pins in their GPIO configuration. If TRST is driven high, it puts the multiplexed JTAG/GPIO pins in their JTAG configuration and the device enters emulation mode. All the emulation and flash programming tools use the JTAG port and will drive this pin high. TRST pin controls the functionality of the multiplexed JTAG/GPIO pins.



SPRS161K - MARCH 2001 - REVISED JULY 2007

in-circuit emulation options

The GPIO functionality of the JTAG/GPIO pins cannot be used when the JTAG function is used for debugging. In applications which require full emulation, it is easy to build an in-circuit emulation system using a 2407A EVM (or any TMS320LF240x target board). This requires some additional planning in the Lx2401A target board design. The following suggestions may be used as a guideline while planning the board layout:

- 1. Make provisions for a connector (port) which will bring out all the Lx2401A signals.
- 2. Map these signals (such as PWM, SCI, ADC, GPIO) through a cable to the 2407A EVM connector signals.
- 3. Using the 2407A EVM emulation device, there are two options to build your software:
 - a. Use assembler directives to enable 2407A register mapping.
 - Build your application using 2407A emulation board with the 2401A target board connected using the harness suggested above.
 - After software development is complete, rebuild the code using the assembler directive to use 2401A registers.
 - Map and flash the code in Lx2401A. The end application should now run seamlessly on the 2401A target with Lx2401A device.
 - b. Use the device IDs of 2407A and 2401A devices to select the required pin-mapping for your application.
 - The Device ID for these devices is a unique number located at 701Ch.
 - Build your application using the 2407A emulation board with the 2401A target board connected using the harness suggested above.
 - After software development is complete, flash the code in Lx2401A. The end application will select the map and the registers based on the device ID and should now run seamlessly on the 2401A target with Lx2401A device.





Figure 8. Lx2401A Emulation Using LF2407A EVM as In-Circuit Emulator (Optional)



SPRS161K - MARCH 2001 - REVISED JULY 2007

memory map



NOTE A: Boot ROM: If the boot ROM is enabled, then addresses 0000–00FF in the program space will be occupied by boot ROM. † Addresses 0040h–0043h in program memory are reserved for code security passwords.

[‡] When CNF = 1, addresses FE00h–FEFFh and FF00h–FFFFh are mapped to the same physical block (B0) in program-memory space. For example, a write to FE00h has the same effect as a write to FF00h. For simplicity, addresses FE00h–FEFFh are referred to as reserved.
§ When CNF = 0, addresses 0100h–01FFh and 0200h–02FFh are mapped to the same physical block (B0) in data-memory space. For example,

a write to 0100h has the same effect as a write to 0200h. For simplicity, addresses 0100h–01FFh are referred to as reserved. Addresses 0300h–03FFh and 0400h–04FFh are mapped to the same physical block (B1) in data-memory space. For example, a write to 0400h


has the same effect as a write to 0300h. For simplicity, addresses 0400h–04FFh are referred to as reserved.

Figure 9. TMS320LF2401A Memory Map



SPRS161K – MARCH 2001 – REVISED JULY 2007

memory map (continued)



NOTE A: Boot ROM: If the boot ROM is enabled, then addresses 0000–00FF in the program space will be occupied by boot ROM. [†] Addresses 0040h–0043h in program memory are reserved for code security passwords.

[‡] When CNF = 1, addresses FE00h–FEFFh and FF00h–FFFFh are mapped to the same physical block (B0) in program-memory space. For example, a write to FE00h has the same effect as a write to FF00h. For simplicity, addresses FE00h–FEFFh are referred to as reserved.
§ When CNF = 0, addresses 0100h–01FFh and 0200h–02FFh are mapped to the same physical block (B0) in data-memory space. For example,

a write to 0100h has the same effect as a write to 0200h. For simplicity, addresses 0100h–01FFh are referred to as reserved.

Addresses 0300h–03FFh and 0400h–04FFh are mapped to the same physical block (B1) in data-memory space. For example, a write to 0400h has the same effect as a write to 0300h. For simplicity, addresses 0400h–04FFh are referred to as reserved.

Figure 10. TMS320LC2401A Memory Map



SPRS161K - MARCH 2001 - REVISED JULY 2007

peripheral memory map

		Hex
	Reserved	0000
	Interrupt-Mask Register	0004
	Reserved	0005
	Interrupt Flag Register	0006
	Emulation Registers and Reserved	0007 005F
	\neg	
Memory-Mapped Registers and Reserved	Illegal	7000-70
On-Chip DARAM B2	/ System Configuration and / Control Registers	7010–70
lliegal	Watchdog Timer Registers	7020-70
Reserved	/ Illegal	7030–70
On-Chip DARAM B0	/ Reserved	7040–70
On-Chip DARAM B1	SCI	7050–70
Reserved	/ Illegal	7060–70
	External interrupt registers	7070–70
Illegal	lliegal	7080–70
SARAM (512 words)	/ Digital I/O Control Registers	7090–70
	ADC Control Registers	70A0-70
lllegal	/ Illegal	70C0-70
Peripheral Frame 1 (PF1)	Reserved	7100-71
Peripheral Frame 2 (PF2)	Illegal	710F-71
Illegal	Reserved	7200-72
Reserved	Illegal	7230–73
Illegal		
Code Security Passwords	Event Manager – EVA General-Purpose	7
	Timer Registers	7400–740
Reserved	Compare, PWM, and Deadband Registers	7411-741
lllegal	Capture Registers	7420-742
egal" indicates that acces	s to	742C-74
ese addresses causes a nmaskable interrupt (NMI		7432-743



Reserved

"Reserved" indicates addresses that are reserved for test.

Figure 11. Peripheral Memory Map



SPRS161K – MARCH 2001 – REVISED JULY 2007

device reset and interrupts

The TMS320Lx2401A software-programmable interrupt structure supports flexible on-chip and external interrupt configurations to meet real-time interrupt-driven application requirements. The Lx2401A recognizes three types of interrupt sources.

• **Reset** (hardware- or software-initiated) is unarbitrated by the CPU and takes immediate priority over any other executing functions. All maskable interrupts are disabled until the reset service routine enables them.

The Lx2401A devices have two sources of reset: an external reset pin and a watchdog timer time-out (reset).

- Hardware-generated interrupts are requested by external pins or by on-chip peripherals. There are two types:
 - External interrupts are generated by one of three external pins corresponding to the interrupts XINT1, XINT2, and PDPINTA. These three can be masked both by dedicated enable bits and by the CPU interrupt mask register (IMR), which can mask each maskable interrupt line at the DSP core.
 - Peripheral interrupts are initiated internally by these on-chip peripheral modules: event manager A, SCI, and ADC. They can be masked both by enable bits for each event in each peripheral and by the CPU IMR, which can mask each maskable interrupt line at the DSP core.
- Software-generated interrupts for the Lx2401A devices include:
 - The INTR instruction. This instruction allows initialization of any Lx2401A interrupt with software. Its
 operand indicates the interrupt vector location to which the CPU branches. This instruction globally
 disables maskable interrupts (sets the INTM bit to 1).
 - The NMI instruction. This instruction forces a branch to interrupt vector location 24h. This instruction globally disables maskable interrupts. Lx2401A devices do not have the NMI hardware signal, only software activation is provided.
 - The TRAP instruction. This instruction forces the CPU to branch to interrupt vector location 22h. The TRAP instruction does *not* disable maskable interrupts (INTM is not set to 1); therefore, when the CPU branches to the interrupt service routine, that routine can be interrupted by the maskable hardware interrupts.
 - An emulator trap. This interrupt can be generated with either an INTR instruction or a TRAP instruction.

Six core interrupts (INT1–INT6) are expanded using a peripheral interrupt expansion (PIE) module identical to the F24x devices. The PIE manages all the peripheral interrupts from the Lx2401A peripherals and are grouped to share the six core level interrupts. Figure 12 shows the PIE block diagram for hardware-generated interrupts.

The PIE block diagram (Figure 12) and the interrupt table (Table 3) explain the grouping and interrupt vector maps. Lx2401A devices have interrupts identical to those of the F24x devices. See Table 3 for details.



SPRS161K - MARCH 2001 - REVISED JULY 2007




Figure 12. Peripheral Interrupt Expansion (PIE) Module Block Diagram for Hardware-Generated Interrupts



SPRS161K – MARCH 2001 – REVISED JULY 2007

interrupt request structure

Table 3. TMS320Lx2401A Interrupt Source Priority and Vectors
--

INTERRUPT NAME	OVERALL PRIORITY	CPU INTERRUPT AND VECTOR ADDRESS	BIT POSITION IN PIRQRX AND PIACKRX	PERIPHERAL INTERRUPT VECTOR (PIV)	MASK- ABLE?	SOURCE PERIPHERAL MODULE	DESCRIPTION	
Reset	1	RSN 0000h		N/A	N	RS pin, Watchdog	Reset from pin, watchdog timeout	
Reserved	2	_ 0026h		N/A	N	CPU	Emulator trap	
NMI	3	NMI 0024h		N/A	N	Nonmaskable Interrupt	Nonmaskable interrupt, software interrupt only	
PDPINTA	4		0.0	0020h	Y	EVA	Power device protection interrupt pin	
ADCINT	6		0.1	0004h	Y	ADC	ADC interrupt in high-priority mode	
XINT1	7	INT1	0.2	0001h	Y	External Interrupt Logic	External interrupt pins in high	
XINT2	8	0002h	0.3	0011h	Y	External Interrupt Logic	priority	
RXINT	10		0.5	0006h	Y	SCI	SCI receiver interrupt in high-priority mode	
TXINT	11		0.6	0007h	Y	SCI	SCI transmitter interrupt in high-priority mode	
CMP1INT	14		0.9	0021h	Y	EVA	Compare 1 interrupt	
CMP2INT	15		0.10	0022h	Y	EVA	Compare 2 interrupt	
CMP3INT	16	1	0.11	0023h	Y	EVA	Compare 3 interrupt	
T1PINT	17	INT2 0004h	0.12	0027h	Y	EVA	Timer 1 period interrupt	
T1CINT	18	000411	0.13	0028h	Y	EVA	Timer 1 compare interrupt	
T1UFINT	19		0.14	0029h	Y	EVA	Timer 1 underflow interrupt	
T10FINT	20		0.15	002Ah	Y	EVA	Timer 1 overflow interrupt	
T2PINT	28		1.0	002Bh	Y	EVA	Timer 2 period interrupt	
T2CINT	29	INT3	1.1	002Ch	Y	EVA	Timer 2 compare interrupt	
T2UFINT	30	0006h	1.2	002Dh	Y	EVA	Timer 2 underflow interrupt	
T2OFINT	31		1.3	002Eh	Y	EVA	Timer 2 overflow interrupt	
CAP1INT	36	INT4 0008h	1.4	0033h	Y	EVA	Capture 1 interrupt	
RXINT	43	INT5	1.8	0006h	Y	SCI	SCI receiver interrupt (low-priority mode)	
TXINT	44	000Ah	1.9	0007h	Y	SCI	SCI transmitter interrupt (low-priority mode)	

[†] Refer to the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357) for more information. NOTE: Some interrupts may not be available in a particular device due to the absence of a peripheral. See Table 1 for more details.



SPRS161K - MARCH 2001 - REVISED JULY 2007

interrupt request structure (continued)

INTERRUPT NAME	OVERALL PRIORITY	CPU INTERRUPT AND VECTOR ADDRESS	BIT POSITION IN PIRQRx AND PIACKRx	PERIPHERAL INTERRUPT VECTOR (PIV)	MASK- ABLE?	SOURCE PERIPHERAL MODULE	DESCRIPTION
ADCINT	47		1.12	0004h	Y	ADC	ADC interrupt (low priority)
XINT1	48	INT6 000Ch	1.13	0001h	Y	External Interrupt Logic	External interrupt pins
XINT2	49		1.14	0011h	Y	External Interrupt Logic	(low-priority mode)
Reserved		000Eh		N/A	Y	CPU	Analysis interrupt
TRAP	N/A	0022h		N/A	N/A	CPU	TRAP instruction
Phantom Interrupt Vector	N/A	N/A		0000h	N/A	CPU	Phantom interrupt vector
INT8-INT16	N/A	0010h-0020h		N/A	N/A	CPU	0.4 million in the second second second
INT20-INT31	N/A	00028h-0603Fh		N/A	N/A	CPU	Software interrupt vectors [†]

Table 3. TMS320Lx2401A Interrupt Source Priority and Vectors (Continued)

[†] Refer to the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357) for more information. NOTE: Some interrupts may not be available in a particular device due to the absence of a peripheral. See Table 1 for more details.

DSP CPU core

The TMS320Lx2401A device uses an advanced Harvard-type architecture that maximizes processing power by maintaining two separate memory bus structures — program and data — for full-speed execution. This multiple bus structure allows data and instructions to be read simultaneously. Instructions support data transfers between program memory and data memory. This architecture permits coefficients that are stored in program memory to be read in RAM. This, coupled with a four-deep pipeline, allows the Lx2401A device to execute most instructions in a single cycle. See the functional block diagram of the 2401A DSP CPU for more information.

TMS320Lx2401A instruction set

The 2401A DSP implements a comprehensive instruction set that supports both numeric-intensive signal-processing operations and general-purpose applications, such as multiprocessing and high-speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed.

addressing modes

The TMS320Lx2401A instruction set provides four basic memory-addressing modes: direct, indirect, immediate, and register.

In direct addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer (DP) to form the 16-bit data memory address. Therefore, in the direct-addressing mode, data memory is paged effectively with a total of 512 pages, with each page containing 128 words.

Indirect addressing accesses data memory through the auxiliary registers. In this addressing mode, the address of the instruction operand is contained in the currently selected auxiliary register. Eight auxiliary registers (AR0–AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the auxiliary register pointer (ARP) is loaded with a value from 0 to 7 for AR0 through AR7, respectively.




SPRS161K - MARCH 2001 - REVISED JULY 2007

scan-based emulation

TMS320x2xx devices incorporate scan-based emulation logic for code-development and hardwaredevelopment support. Scan-based emulation allows the emulator to control the processor in the system without the use of intrusive cables to the full pinout of the device. The scan-based emulator communicates with the x2xx by way of the IEEE 1149.1-compatible (JTAG) interface. The Lx2401A DSP does not include boundary scan. The scan chain of the device is useful for emulation function only.



SPRS161K - MARCH 2001 - REVISED JULY 2007



functional block diagram of the 2401A DSP CPU

NOTES: A. See Table 4 for symbol descriptions.

- B. For clarity, the data and program buses are shown as single buses although they include address and data bits.
- C. Refer to the TMS320F/C24x DSP Controllers Reference Guide: CPU and Instruction Set (literature number SPRU160) for CPU instruction set information.



SPRS161K – MARCH 2001 – REVISED JULY 2007

2401A legend for the internal hardware

SYMBOL	NAME	DESCRIPTION
ACC	Accumulator	32-bit register that stores the results and provides input for subsequent CALU operations. Also includes shift and rotate capabilities
ARAU	Auxiliary Register Arithmetic Unit	An unsigned, 16-bit arithmetic unit used to calculate indirect addresses using the auxiliary registers as inputs and outputs
AUX REGS	Auxiliary Registers 0-7	These 16-bit registers are used as pointers to anywhere within the data space address range. They are operated upon by the ARAU and are selected by the auxiliary register pointer (ARP). AR0 can also be used as an index value for AR updates of more than one and as a compare value to AR.
С	Carry	Register carry output from CALU. C is fed back into the CALU for extended arithmetic operation. The C bit resides in status register 1 (ST1), and can be tested in conditional instructions. C is also used in accumulator shifts and rotates.
CALU	Central Arithmetic Logic Unit	32-bit-wide main arithmetic logic unit for the TMS320C2xx core. The CALU executes 32-bit operations in a single machine cycle. CALU operates on data coming from ISCALE or PSCALE with data from ACC, and provides status results to PCTRL.
DARAM	Dual-Access RAM	If the on-chip RAM configuration control bit (CNF) is set to 0, the reconfigurable data dual-access RAM (DARAM) block B0 is mapped to data space; otherwise, B0 is mapped to program space. Blocks B1 and B2 are mapped to data memory space only, at addresses 0300–03FF and 0060–007F, respectively. Blocks 0 and 1 contain 256 words, while block 2 contains 32 words.
DP	Data Memory Page Pointer	The 9-bit DP register is concatenated with the seven least significant bits (LSBs) of an instruction word to form a direct memory address of 16 bits. DP can be modified by the LST and LDP instructions.
GREG	Global Memory Allocation Register	GREG specifies the size of the global data memory space. Since the global memory space is not used in the 240x devices, this register is reserved.
IMR	Interrupt Mask Register	IMR individually masks or enables the seven interrupts.
IFR	Interrupt Flag Register	The 7-bit IFR indicates that the TMS320C2xx has latched an interrupt from one of the seven maskable interrupts.
INT#	Interrupt Traps	A total of 32 interrupts by way of hardware and/or software are available.
ISCALE	Input Data-Scaling Shifter	16- to 32-bit barrel left-shifter. ISCALE shifts incoming 16-bit data 0 to16 positions left, relative to the 32-bit output within the fetch cycle; therefore, no cycle overhead is required for input scaling operations.
MPY	Multiplier	16×16 -bit multiplier to a 32-bit product. MPY executes multiplication in a single cycle. MPY operates either signed or unsigned 2s-complement arithmetic multiply.
MSTACK	Micro Stack	MSTACK provides temporary storage for the address of the next instruction to be fetched when program address-generation logic is used to generate sequential addresses in data space.
MUX	Multiplexer	Multiplexes buses to a common input
NPAR	Next Program Address Register	NPAR holds the program address to be driven out on the PAB in the next cycle.
OSCALE	Output Data-Scaling Shifter	16- to 32-bit barrel left-shifter. OSCALE shifts the 32-bit accumulator output 0 to 7 bits left for quantization management and outputs either the 16-bit high- or low-half of the shifted 32-bit data to the data-write data bus (DWEB).
PAR	Program Address Register	PAR holds the address currently being driven on PAB for as many cycles as it takes to complete all memory operations scheduled for the current bus cycle.
PC	Program Counter	PC increments the value from NPAR to provide sequential addresses for instruction-fetching and sequential data-transfer operations.
PCTRL	Program Controller	PCTRL decodes instruction, manages the pipeline, stores status, and decodes conditional operations.



SPRS161K - MARCH 2001 - REVISED JULY 2007

2401A legend for the internal hardware (continued)

Table 4. Legend for the 2401A DSP CPU Internal Hardware (Continued)

SYMBOL	NAME	DESCRIPTION
PREG	Product Register	32-bit register holds results of 16×16 multiply
PSCALE	Product-Scaling Shifter	0-, 1-, or 4-bit left shift, or 6-bit right shift of multiplier product. The left-shift options are used to manage the additional sign bits resulting from the 2s-complement multiply. The right-shift option is used to scale down the number to manage overflow of product accumulation in the CALU. PSCALE resides in the path from the 32-bit product shifter and from either the CALU or the data-write data bus (DWEB), and requires no cycle overhead.
STACK	Stack	STACK is a block of memory used for storing return addresses for subroutines and interrupt-service routines, or for storing data. The C2xx stack is 16 bits wide and 8 levels deep.
TREG	Temporary Register	16-bit register holds one of the operands for the multiply operations. TREG holds the dynamic shift count for the LACT, ADDT, and SUBT instructions. TREG holds the dynamic bit position for the BITT instruction.

status and control registers

Two status registers, ST0 and ST1, contain the status of various conditions and modes. These registers can be stored into data memory and loaded from data memory, thus allowing the status of the machine to be saved and restored for subroutines.

The load status register (LST) instruction is used to write to ST0 and ST1. The store status register (SST) instruction is used to read from ST0 and ST1 — except for the INTM bit, which is not affected by the LST instruction. The individual bits of these registers can be set or cleared when using the SETC and CLRC instructions. Figure 13 shows the organization of status registers ST0 and ST1, indicating all status bits contained in each. Several bits in the status registers are reserved and are read as logic 1s. Table 5 lists status register field definitions.

	15		13	12	11	10	9	8								0	
ST0		ARP		٥V	OVM	1	INTM					DP					
								-	_		_						_
	15		13	12	11	10	9	8	7	6	5	4	3	2	1		0
ST1		ARB		CNF	тс	SXM	С	1	1	1	1	XF	1	1		РМ	

Figure 13. Organization of Status Registers ST0 and ST1

Table 5. Status Register Field Definitions

FIELD	FUNCTION
ARB	Auxiliary register pointer buffer. When the ARP is loaded into ST0, the old ARP value is copied to the ARB except during an LST instruction. When the ARB is loaded by way of an LST #1 instruction, the same value is also copied to the ARP.
ARP	Auxiliary register (AR) pointer. ARP selects the AR to be used in indirect addressing. When the ARP is loaded, the old ARP value is copied to the ARB register. ARP can be modified by memory-reference instructions when using indirect addressing, and by the LARP, MAR, and LST instructions. The ARP is also loaded with the same value as ARB when an LST #1 instruction is executed.
с	Carry bit. C is set to 1 if the result of an addition generates a carry, or reset to 0 if the result of a subtraction generates a borrow. Otherwise, C is reset after an addition or set after a subtraction, except if the instruction is ADD or SUB with a 16-bit shift. In these cases, ADD can only set and SUB can only reset the carry bit, but cannot affect it otherwise. The single-bit shift and rotate instructions also affect C, as well as the SETC, CLRC, and LST #1 instructions. Branch instructions have been provided to branch on the status of C. C is set to 1 on a reset.
CNF	On-chip RAM configuration control bit. If CNF is set to 0, the reconfigurable data dual-access RAM blocks are mapped to data space; otherwise, they are mapped to program space. The CNF can be modified by the SETC CNF, CLRC CNF, and LST #1 instructions. RS sets the CNF to 0.



SPRS161K – MARCH 2001 – REVISED JULY 2007

status and control registers (continued)

Table 5. Status	Register Field	Definitions	(Continued)
Table of Otatao	itogiotoi i ioia	Dominiono	(ooninaoa)

FIELD	FUNCTION
DP	Data memory page pointer. The 9-bit DP register is concatenated with the 7 LSBs of an instruction word to form a direct memory address of 16 bits. DP can be modified by the LST and LDP instructions.
INTM	Interrupt mode bit. When INTM is set to 0, all unmasked interrupts are enabled. When set to 1, all maskable interrupts are disabled. INTM is set and reset by the SETC INTM and CLRC INTM instructions. RS also sets INTM. INTM has no effect on the unmaskable RS and NMI interrupts. Note that INTM is unaffected by the LST instruction. This bit is set to 1 by reset. It is also set to 1 when a maskable interrupt trap is taken.
OV	Overflow flag bit. As a latched overflow signal, OV is set to 1 when overflow occurs in the arithmetic logic unit (ALU). Once an overflow occurs, the OV remains set until a reset, BCND/D on OV/NOV, or LST instruction clears OV.
OVM	Overflow mode bit. When OVM is set to 0, overflowed results overflow normally in the accumulator. When set to 1, the accumulator is set to either its most positive or negative value upon encountering an overflow. The SETC and CLRC instructions set and reset this bit, respectively. LST can also be used to modify the OVM.
РМ	Product shift mode. If these two bits are 00, the multiplier's 32-bit product is loaded into the ALU with no shift. If PM = 01, the PREG output is left-shifted one place and loaded into the ALU, with the LSB zero-filled. If PM = 10, the PREG output is left-shifted by 4 bits and loaded into the ALU, with the LSBs zero-filled. PM = 11 produces a right shift of 6 bits, sign-extended. Note that the PREG contents remain unchanged. The shift takes place when transferring the contents of the PREG to the ALU. PM is loaded by the SPM and LST #1 instructions. PM is cleared by RS.
SXM	Sign-extension mode bit. SXM = 1 produces sign extension on data as it is passed into the accumulator through the scaling shifter. SXM = 0 suppresses sign extension. SXM does not affect the definitions of certain instructions; for example, the ADDS instruction suppresses sign extension regardless of SXM. SXM is set by the SETC SXM instruction and reset by the CLRC SXM instruction and can be loaded by the LST #1 instruction. SXM is set to 1 by reset.
тС	Test/control flag bit. TC is affected by the BIT, BITT, CMPR, LST #1, and NORM instructions. TC is set to a 1 if a bit tested by BIT or BITT is a 1, if a compare condition tested by CMPR exists between AR (ARP) and AR0, if the exclusive-OR function of the 2 most significant bits (MSBs) of the accumulator is true when tested by a NORM instruction. The conditional branch, call, and return instructions can execute based on the condition of TC.
XF	XF pin status bit. XF indicates the state of the XF pin, a general-purpose output pin. XF is set by the SETC XF instruction and reset by the CLRC XF instruction. XF is set to 1 by reset.

central processing unit

The TMS320Lx2401A central processing unit (CPU) contains a 16-bit scaling shifter, a 16 x 16-bit parallel multiplier, a 32-bit central arithmetic logic unit (CALU), a 32-bit accumulator, and additional shifters at the outputs of both the accumulator and the multiplier. This section describes the CPU components and their functions. The functional block diagram shows the components of the CPU.

input scaling shifter

The TMS320Lx2401A provides a scaling shifter with a 16-bit input connected to the data bus and a 32-bit output connected to the CALU. This shifter operates as part of the path of data coming from program or data space to the CALU and requires no cycle overhead. It is used to align the 16-bit data coming from memory to the 32-bit CALU. This is necessary for scaling arithmetic as well as aligning masks for logical operations.

The scaling shifter produces a left shift of 0 to 16 on the input data. The LSBs of the output are filled with zeros; the MSBs can either be filled with zeros or sign-extended, depending upon the value of the SXM bit (sign-extension mode) of status register ST1. The shift count is specified by a constant embedded in the instruction word or by a value in TREG. The shift count in the instruction allows for specific scaling or alignment operations specific to that point in the code. The TREG base shift allows the scaling factor to be adaptable to the system's performance.



multiplier

The TMS320Lx2401A device uses a 16 x 16-bit hardware multiplier that is capable of computing a signed or an unsigned 32-bit product in a single machine cycle. All multiply instructions, except the MPYU (multiply unsigned) instruction, perform a signed multiply operation. That is, two numbers being multiplied are treated as 2s-complement numbers, and the result is a 32-bit 2s-complement number. There are two registers associated with the multiplier, as follow:

- 16-bit temporary register (TREG) that holds one of the operands for the multiplier
- 32-bit product register (PREG) that holds the product

Four product-shift modes (PM) are available at the PREG output (PSCALE). These shift modes are useful for performing multiply/accumulate operations, performing fractional arithmetic, or justifying fractional products. The PM field of status register ST1 specifies the PM shift mode, as shown in Table 6.

РМ	SHIFT	DESCRIPTION
00	No shift	Product feed to CALU or data bus with no shift
01	Left 1	Removes the extra sign bit generated in a 2s-complement multiply to produce a Q31 product
10	Left 4	Removes the extra 4 sign bits generated in a 16x13 2s-complement multiply to a produce a Q31 product when using the multiply-by-a-13-bit constant
11	Right 6	Scales the product to allow up to 128 product accumulation without the possibility of accumulator overflow

Table 6. PSCALE Product-Shift Modes

The product can be shifted one bit to compensate for the extra sign bit gained in multiplying two 16-bit 2s-complement numbers (MPY instruction). A four-bit shift is used in conjunction with the MPY instruction with a short immediate value (13 bits or less) to eliminate the four extra sign bits gained in multiplying a 16-bit number by a 13-bit number. Finally, the output of PREG can be right-shifted 6 bits to enable the execution of up to 128 consecutive multiply/accumulates without the possibility of overflow.

The LT (load TREG) instruction normally loads TREG to provide one operand (from the data bus), and the MPY (multiply) instruction provides the second operand (also from the data bus). A multiplication also can be performed with a 13-bit immediate operand when using the MPY instruction. Then, a product is obtained every two cycles. When the code is executing multiple multiplies and product sums, the CPU supports the pipelining of the TREG load operations with CALU operations using the previous product. The pipeline operations that run in parallel with loading the TREG include: load ACC with PREG (LTP); add PREG to ACC (LTA); add PREG to ACC and shift TREG input data (DMOV) to next address in data memory (LTD); and subtract PREG from ACC (LTS).

Two multiply/accumulate instructions (MAC and MACD) fully utilize the computational bandwidth of the multiplier, allowing both operands to be processed simultaneously. The data for these operations can be transferred to the multiplier each cycle by way of the program and data buses. This facilitates single-cycle multiply/accumulates when used with the repeat (RPT) instruction. In these instructions, the coefficient addresses are generated by program address generation (PAGEN) logic, while the data addresses are generated by data address generation (DAGEN) logic. This allows the repeated instruction to access the values from the coefficient table sequentially and step through the data in any of the indirect addressing modes.

The MACD instruction, when repeated, supports filter constructs (weighted running averages) so that as the sum-of-products is executed, the sample data is shifted in memory to make room for the next sample and to throw away the oldest sample.



SPRS161K – MARCH 2001 – REVISED JULY 2007

multiplier (continued)

The MPYU instruction performs an unsigned multiplication, which greatly facilitates extended-precision arithmetic operations. The unsigned contents of TREG are multiplied by the unsigned contents of the addressed data memory location, with the result placed in PREG. This process allows the operands of greater than 16 bits to be broken down into 16-bit words and processed separately to generate products of greater than 32 bits. The SQRA (square/add) and SQRS (square/subtract) instructions pass the same value to both inputs of the multiplier for squaring a data memory value.

After the multiplication of two 16-bit numbers, the 32-bit product is loaded into the 32-bit product register (PREG). The product from PREG can be transferred to the CALU or to data memory by way of the SPH (store product high) and SPL (store product low) instructions. Note: the transfer of PREG to either the CALU or data bus passes through the PSCALE shifter, and therefore is affected by the product shift mode defined by PM. This is important when saving PREG in an interrupt-service-routine context save as the PSCALE shift effects cannot be modeled in the restore operation. PREG can be cleared by executing the MPY #0 instruction. The product register can be restored by loading the saved low half into TREG and executing a MPY #1 instruction. The high half, then, is loaded using the LPH instruction.

central arithmetic logic unit

The TMS320Lx2401A central arithmetic logic unit (CALU) implements a wide range of arithmetic and logical functions, the majority of which execute in a single clock cycle. This ALU is referred to as central to differentiate it from a second ALU used for indirect-address generation called the auxiliary register arithmetic unit (ARAU). Once an operation is performed in the CALU, the result is transferred to the accumulator (ACC) where additional operations, such as shifting, can occur. Data that is input to the CALU can be scaled by ISCALE when coming from one of the data buses (DRDB or PRDB) or scaled by PSCALE when coming from the multiplier.

The CALU is a general-purpose ALU that operates on 16-bit words taken from data memory or derived from immediate instructions. In addition to the usual arithmetic instructions, the CALU can perform Boolean operations, facilitating the bit-manipulation ability required for a high-speed controller. One input to the CALU is always provided from the accumulator, and the other input can be provided from the product register (PREG) of the multiplier or the output of the scaling shifter (that has been read from data memory or from the ACC). After the CALU has performed the arithmetic or logical operation, the result is stored in the accumulator.

The TMS320Lx2401A device supports floating-point operations for applications requiring a large dynamic range. The NORM (normalization) instruction is used to normalize fixed-point numbers contained in the accumulator by performing left shifts. The four bits of the TREG define a variable shift through the scaling shifter for the LACT/ADDT/SUBT (load/add to/subtract from accumulator with shift specified by TREG) instructions. These instructions are useful in floating-point arithmetic where a number must be denormalized — that is, floating-point to fixed-point conversion. They are also useful in the execution of an automatic gain control (AGC) going into a filter. The BITT (bit test) instruction provides testing of a single bit of a word in data memory based on the value contained in the four LSBs of TREG.

The CALU overflow saturation mode can be enabled/disabled by setting/resetting the OVM bit of ST0. When the CALU is in the overflow saturation mode and an overflow occurs, the overflow flag is set and the accumulator is loaded with either the most positive or the most negative value representable in the accumulator, depending on the direction of the overflow. The value of the accumulator at saturation is 07FFFFFFh (positive) or 080000000h (negative). If the OVM (overflow mode) status register bit is reset and an overflow occurs, the overflowed results are loaded into the accumulator with modification. (Note that logical operations cannot result in overflow.)

The CALU can execute a variety of branch instructions that depend on the status of the CALU and the accumulator. These instructions can be executed conditionally based on any meaningful combination of these status bits. For overflow management, these conditions include OV (branch on overflow) and EQ (branch on accumulator equal to zero). In addition, the BACC (branch to address in accumulator) instruction provides the ability to branch to an address specified by the accumulator (computed goto). Bit test instructions (BIT and BITT), which do not affect the accumulator, allow the testing of a specified bit of a word in data memory.



central arithmetic logic unit (continued)

The CALU also has an associated carry bit that is set or reset depending on various operations within the device. The carry bit allows more efficient computation of extended-precision products and additions or subtractions. It is also useful in overflow management. The carry bit is affected by most arithmetic instructions as well as the single-bit shift and rotate instructions. It is not affected by loading the accumulator, logical operations, or other such non-arithmetic or control instructions.

The ADDC (add to accumulator with carry) and SUBB (subtract from accumulator with borrow) instructions use the previous value of carry in their addition/subtraction operation.

The one exception to the operation of the carry bit is in the use of ADD with a shift count of 16 (add to high accumulator) and SUB with a shift count of 16 (subtract from high accumulator) instructions. This case of the ADD instruction can set the carry bit only if a carry is generated, and this case of the SUB instruction can reset the carry bit only if a borrow is generated; otherwise, neither instruction affects it.

Two conditional operands, C and NC, are provided for branching, calling, returning, and conditionally executing, based upon the status of the carry bit. The SETC, CLRC, and LST #1 instructions also can be used to load the carry bit. The carry bit is set to one on a hardware reset.

accumulator

The 32-bit accumulator is the registered output of the CALU. It can be split into two 16-bit segments for storage in data memory. Shifters at the output of the accumulator provide a left shift of 0 to 7 places. This shift is performed while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged. When the postscaling shifter is used on the high word of the accumulator (bits 16–31), the MSBs are lost and the LSBs are filled with bits shifted in from the low word (bits 0–15). When the postscaling shifter is used on the low word, the LSBs are zero-filled.

The SFL and SFR (in-place one-bit shift to the left/right) instructions and the ROL and ROR (rotate to the left/right) instructions implement shifting or rotating of the contents of the accumulator through the carry bit. The SXM bit affects the definition of the SFR (shift accumulator right) instruction. When SXM = 1, SFR performs an arithmetic right shift, maintaining the sign of the accumulator data. When SXM = 0, SFR performs a logical shift, shifting out the LSBs and shifting in a zero for the MSB. The SFL (shift accumulator left) instruction is not affected by the SXM bit and behaves the same in both cases, shifting out the MSB and shifting in a zero. Repeat (RPT) instructions can be used with the shift and rotate instructions for multiple-bit shifts.

auxiliary registers and auxiliary-register arithmetic unit (ARAU)

The 2401A provides a register file containing eight auxiliary registers (AR0–AR7). The auxiliary registers are used for indirect addressing of the data memory or for temporary data storage. Indirect auxiliary-register addressing allows placement of the data memory address of an instruction operand into one of the auxiliary registers. These registers are referenced with a 3-bit auxiliary register pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively. The auxiliary registers and the ARP can be loaded from data memory, the ACC, the product register, or by an immediate operand defined in the instruction. The contents of these registers also can be stored in data memory or used as inputs to the CALU.

The auxiliary register file (AR0–AR7) is connected to the ARAU. The ARAU can autoindex the current auxiliary register while the data memory location is being addressed. Indexing either by ± 1 or by the contents of the AR0 register can be performed. As a result, accessing tables of information does not require the CALU for address manipulation; therefore, the CALU is free for other operations in parallel.



SPRS161K – MARCH 2001 – REVISED JULY 2007

internal memory

The TMS320Lx2401A device is configured with the following memory modules:

- Dual-access random-access memory (DARAM)
- Single-access random-access memory (SARAM)
- ROM (LC2401A)
- Flash (LF2401A)
- Boot ROM

dual-access RAM (DARAM)

There are 544 words \times 16 bits of DARAM on the 2401A device. The 2401A DARAM allows writes to and reads from the RAM in the same cycle. The DARAM is configured in three blocks: block 0 (B0), block 1 (B1), and block 2 (B2). Block 1 contains 256 words and Block 2 contains 32 words, and both blocks are located only in data memory space. Block 0 contains 256 words, and can be configured to reside in either data or program memory space. The SETC CNF (configure B0 as program memory) and CLRC CNF (configure B0 as data memory) instructions allow dynamic configuration of the memory maps through software.

When using on-chip RAM, the 2401A runs at full speed with no wait states. The ability of the DARAM to allow two accesses to be performed in one cycle, coupled with the parallel nature of the 2401A architecture, enables the device to perform three concurrent memory accesses in any given machine cycle.

single-access RAM (SARAM)

There are 512 words \times 16 bits of SARAM on the Lx2401A. The PON and DON bits select SARAM (512 words) mapping in program space, data space, or both. See Table 16 for details on the SCSR2 register and the PON and DON bits. At reset, these bits are 11, and the on-chip SARAM is mapped in both the program and data spaces.

ROM (LC2401A)

There are 8K words \times 16 bits of ROM on the LC2401A.

Flash EEPROM (LF2401A)

Flash EEPROM provides an attractive alternative to masked program ROM. Like ROM, Flash is nonvolatile. However, it has the advantage of "in-target" reprogrammability. The LF2401A incorporates one 8K \times 16-bit Flash EEPROM module in program space. The Flash module has two sectors that can be individually protected while erasing or programming. The sector size is partitioned as 4K/4K sectors.

Unlike most discrete Flash memory, the LF2401A Flash does not require a dedicated state machine, because the algorithms for programming and erasing the Flash are executed by the DSP core. This enables several advantages, including: reduced chip size and sophisticated, adaptive algorithms. For production programming, the IEEE Standard 1149.1[†] (JTAG) scan port provides easy access to the on-chip RAM for downloading the algorithms and Flash code. This Flash requires 5 V for programming (at V_{CCP} pin only) the array. The Flash runs at zero wait state while the device is powered at 3.3 V.

[†] IEEE Standard 1149.1–1990, IEEE Standard Test Access Port.



boot ROM[†]

Boot ROM is a 256-word ROM mapped in program space 0000h–00FFh. This ROM will be enabled if the BOOT_EN mode is enabled during reset. Boot-enable function is implemented using combinational logic of the TDI, TRST, and RS pins as described below. The on-chip bootloader is invoked when:

TRST	=	0
RS	=	0
TDI	=	0

(In addition to the three pins mentioned above, the application must ensure that $\overrightarrow{\text{PDPINTA}}$ stays high during the execution of the boot ROM code.) Since it has an internal pulldown, the TRST pin will be low, provided the JTAG connector is not connected. Therefore, the BOOT_EN bit (bit 3 of the SCSR2 register) will be set to 0 if TDI is low upon reset. If on-chip bootloader is desired while debugging with the JTAG connector connected (TRST = 1), it can be achieved by writing a "0" into bit 3 of the SCSR2 register.

The boot ROM has a generic bootloader to transfer code through the SCI port. The incoming code should disable the BOOT_ROM bit by writing 1 to bit 3 of the SCSR2 register, or else, the whole Flash array will not be enabled.

The boot ROM code sets the PLL to x2 or x4 option based on the condition of the SCITXD pin during reset. The SCITXD pin should be pulled high/low to select the PLL multiplication factor. The choices made are as follows:

- If the SCITXD pin is pulled low, the PLL multiplier is set to 2.
- If the SCITXD pin is pulled high, the PLL multiplier is set to 4. (Default)
- If the SCITXD pin is not driven at reset, the internal pullup selects the default multiplier of 4.

Care should be taken such that a combination of CLKIN and the PLL multiplication factor does not result in a CPU clock speed of greater than 40 MHz, the maximum rated speed. For restrictions concerning the maximum frequency of CLKIN, see the latest revision of the *TMS320LF2401A DSP Controller Silicon Errata* (literature number SPRZ013).

Furthermore, when the bootloader is used, only specific values of CLKIN would result in a baud-lock for the SCI. Refer to the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357) for more details about the bootloader operation.

[†] The boot ROM on LC2401A is used for test purposes.



SPRS161K – MARCH 2001 – REVISED JULY 2007

Flash/ROM security

The 2401A device has a security feature that prevents external access to Flash/ROM memory. This feature is useful in preventing unauthorized duplication of proprietary code resident on the Flash/ROM memory.

If access to Flash/ROM contents are desired for debugging purposes, two actions need to be taken:

- 1. A "dummy" read of locations 40h, 41h, 42h and 43h (of program memory space) is necessary. The word "dummy" indicates that the destination address of this read is not relevant. If 40h–43h contain all zeros or ones, then Step 2 is not required.
- 2. A 64-bit password (split as four 16-bit words) must be written to the data-memory locations 77F0h, 77F1h, 77F2h, and 77F3h. The four 16-bit words written to these locations must match the four words stored in 40h, 41h, 42h, and 43h (of program memory space), respectively. The device becomes "unsecured" one cycle after the last instruction that unsecures the part.

Code Security Module Disclaimer

The Code Security Module ("CSM") included on this device was designed to password protect the data stored in the associated memory (either ROM or Flash) and is warranted by Texas Instruments (TI), in accordance with its standard terms and conditions, to conform to TI's published specifications for the warranty period applicable for this device.

TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.



SPRS161K - MARCH 2001 - REVISED JULY 2007

PERIPHERALS

The integrated peripherals of the TMS320Lx2401A are described in the following subsections:

- Event-manager module (EVA)
- Enhanced analog-to-digital converter (ADC) module
- Serial communications interface (SCI) module
- PLL-based clock module
- Digital I/O and shared pin functions
- Watchdog (WD) timer module

event manager module (EVA)

The event-manager module includes general-purpose (GP) timers, full-compare/PWM units, and a capture unit. Table 7 shows the module and signal names used. Table 7 also shows the features and functionality available for the event-manager module.

The EVA peripheral register set starts at 7400h. The paragraphs in this section describe the function of the GP timers, the compare units, and the capture unit.

EVENT MANAGER MODULES	MODULE	SIGNAL
GP Timers	Timer 1 Timer 2	 T2PWM/T2CMP
Compare Units	Compare 1 Compare 2 Compare 3	PWM1/2 PWM3/4 PWM5/6
Capture Unit	Capture 1	CAP1

Table 7. Module and Signal Names for EVA



SPRS161K - MARCH 2001 - REVISED JULY 2007

event manager module (EVA) (continued)




Figure 14. Event Manager A Block Diagram



SPRS161K - MARCH 2001 - REVISED JULY 2007

general-purpose (GP) timers

There are two GP timers. GP timer x (x = 1 or 2) includes:

- A 16-bit timer, up-/down-counter, TxCNT, for reads or writes
- A 16-bit timer-compare register, TxCMPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-period register, TxPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-control register, TxCON, for reads or writes
- Internal input clock
- A programmable prescaler for internal clock input
- Control and interrupt logic, for four maskable interrupts: underflow, overflow, timer compare, and period interrupts

The GP timers can be operated independently or synchronized with each other. The compare register associated with GP timer 2 can be used for compare function and PWM-waveform generation. There are three continuous modes of operations for each GP timer in up- or up/down-counting operations. An internal input clock with programmable prescaler is used for each GP timer. GP timers also provide the time base for the other event-manager submodules: GP timer 1 for all the compares and PWM circuits, and GP timer 2/1 for the capture unit. Double-buffering of the period and compare registers allows programmable change of the timer (PWM) period and the compare/PWM pulse width as needed.

full-compare units

There are three full-compare units on the event manager (EVA). These compare units use GP timer1 as the time base and generate six outputs for compare and PWM-waveform generation using programmable deadband circuit. The state of each of the six outputs is configured independently. The compare registers of the compare units are double-buffered, allowing programmable change of the compare/PWM pulse widths as needed.

programmable deadband generator

The deadband generator circuit includes three 8-bit counters and an 8-bit compare register. Desired deadband values (from 0 to 16 μ s) can be programmed into the compare register for the outputs of the three compare units. The deadband generation can be enabled/disabled for each compare unit output individually. The deadband-generator circuit produces two outputs (with or without deadband zone) for each compare unit output signal. The output states of the deadband generator are configurable and changeable as needed by way of the double-buffered ACTR register.

PWM waveform generation

Up to eight PWM waveforms (outputs) can be generated simultaneously by EVA: three independent pairs (six outputs) by the three full-compare units with *programmable deadbands*, and two independent PWMs by the GP-timer compares.



SPRS161K – MARCH 2001 – REVISED JULY 2007

PWM characteristics

Characteristics of the PWMs are as follows:

- 16-bit registers
- Programmable deadband for the PWM output pairs, from 0 to 12 μs
- Minimum deadband width of 25 ns
- Change of the PWM carrier frequency for PWM frequency wobbling as needed
- Change of the PWM pulse widths within and after each PWM period as needed
- External-maskable power and drive-protection interrupts
- Pulse-pattern-generator circuit, for programmable generation of asymmetric, symmetric, and four-space vector PWM waveforms
- Minimized CPU overhead using auto-reload of the compare and period registers
- The PWM pins are driven to a high-impedance state when the PDPINTA pin is driven low and **after** PDPINTA signal qualification. The status of the PDPINTA pin (after qualification) is reflected in bit 8 of the COMCONA register.

capture unit

The capture unit provides a logging function for different events or transitions. The values of the selected GP timer counter is captured and stored in the two-level-deep FIFO stack when selected transitions are detected on the capture input pin, CAP1. The capture unit consists of three capture circuits.

The capture unit includes the following features:

- One 16-bit capture control register, CAPCONA (R/W)
- One 16-bit capture FIFO status register, CAPFIFOA
- Selection of GP timer 1/2 as the time base
- One 16-bit 2-level-deep FIFO stack
- One capture input pin (CAP1). [The input is synchronized with the device (CPU) clock. In order for a transition to be captured, the input must hold at its current level to meet two rising edges of the device clock.]
- User-specified transition (rising edge, falling edge, or both edges) detection
- One maskable interrupt flag

input qualifier circuitry

An input-qualifier circuitry qualifies the input signal to the CAP1, XINT1/2, ADCSOC, and $\overrightarrow{PDPINTA}$ pins in the 2401A device. (The I/O functions of these pins do not use the input-qualifier circuitry). The state of the internal input signal will change only after the pin is high/low for 6(12) clock edges. This ensures that a glitch smaller than 5(11) CLKOUT cycles wide will not change the internal pin input state. The user must hold the pin high/low for 6(12) cycles to ensure the device will see the level change. Bit 6 of the SCSR2 register controls whether 6 clock edges (bit 6 = 0) or 12 clock edges (bit 6 = 1) are used to block 5- or 11-cycle glitches.



enhanced analog-to-digital converter (ADC) module

A simplified functional block diagram of the ADC module is shown in Figure 15. The ADC module consists of a 10-bit ADC with a built-in sample-and-hold (S/H) circuit. Functions of the ADC module include:

- 10-bit ADC core with built-in S/H
- Fast conversion time (S/H + Conversion) of 500 ns
- 5-channel, MUXed inputs
- Autosequencing capability provides up to 16 "autoconversions" in a single session. Each conversion can be programmed to select any 1 of 5 input channels
- Sequencer can be operated as two independent 8-state sequencers or as one large 16-state sequencer (i.e., two cascaded 8-state sequencers)
- Sixteen result registers (individually addressable) to store conversion values
 - The digital value of the input analog voltage is derived by:

$$\label{eq:Digital Value} \text{Digital Value} = 1023 \times \frac{\text{Input Analog Voltage} - \text{V}_{\text{REFLO}}}{\text{V}_{\text{REFHI}} - \text{V}_{\text{REFLO}}}$$

NOTE: V_{REFLO} is internally tied to V_{SSA}; V_{REFHI} is internally tied to V_{CCA}.

- Multiple triggers as sources for the start-of-conversion (SOC) sequence
 - S/W software immediate start
 - EVA Event manager A (multiple event sources within EVA)
 - Ext External pin (ADCSOC)
- Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS
- Sequencer can operate in "start/stop" mode, allowing multiple "time-sequenced triggers" to synchronize conversions
- EVA triggers can operate independently in dual-sequencer mode
- Sample-and-hold (S/H) acquisition time window has separate prescale control

NOTE: The 2401A ADC module is identical to the LF2407A ADC module. However, only channels ADCIN00 through ADCIN04 are bonded out of the device. For this reason, the valid values for the CONVnn bit fields in the CHSELSEQn registers are from 0 to 4. Attempting to convert channels 5 through 15 would yield indeterminate results.



SPRS161K - MARCH 2001 - REVISED JULY 2007

enhanced analog-to-digital converter (ADC) module (continued)

The ADC module in the 2401A has been enhanced to provide flexible interface to the event manager (EVA). The ADC interface is built around a fast, 10-bit ADC module with total conversion time of 500 ns (S/H + conversion). The ADC module has 5 channels to service EVA. Although there are multiple input channels and two sequencers, there is only one converter in the ADC module. Figure 15 shows the block diagram of the 2401A ADC module.




Figure 15. Block Diagram of the 2401A ADC Module

To obtain the specified accuracy of the ADC, proper board layout is very critical. To the best extent possible, traces leading to the ADCINn pins should not run in close proximity to the digital signal paths. This is to minimize switching noise on the digital lines from getting coupled to the ADC inputs. Furthermore, proper isolation techniques must be used to isolate the ADC module power pins (such as V_{CCA} and V_{SSA}) from the digital supply. Unused ADC inputs should be connected to analog ground for improved accuracy and ESD protection.



SPRS161K - MARCH 2001 - REVISED JULY 2007

serial communications interface (SCI) module

The 2401A device includes a serial communications interface (SCI) module. The SCI module supports digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its own separate enable and interrupt bits. Both can be operated independently or simultaneously in the full-duplex mode. To ensure data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to over 65000 different speeds through a 16-bit baud-select register. Features of the SCI module include:

- Two external pins:
 - SCITXD: SCI transmit-output pin
 - SCIRXD: SCI receive-input pin

NOTE: Both pins can be used as GPIO if not used for SCI.

- Baud rate programmable to 64K different rates
 - Up to 2500 Kbps at 40-MHz CPUCLK[†]
- Data-word format
 - One start bit
 - Data-word length programmable from one to eight bits
 - Optional even/odd/no parity bit
 - One or two stop bits
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags.
 - Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX EMPTY flag (transmitter-shift register is empty)
 - Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- NRZ (non-return-to-zero) format
- Ten SCI module control registers located in the control register frame beginning at address 7050h
 NOTE: All registers in this module are 8-bit registers that are connected to the 16-bit peripheral bus. When a register is accessed, the register data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.

Figure 16 shows the SCI module block diagram.

[†] SCI speed will be limited by the I/O buffer speed and external transceiver performance.



SPRS161K - MARCH 2001 - REVISED JULY 2007

serial communications interface (SCI) module (continued)




Figure 16. Serial Communications Interface (SCI) Module Block Diagram



PLL-based clock module

The 2401A has an on-chip, PLL-based clock module. This module provides all the necessary clocking signals for the device, as well as control for low-power mode entry. The PLL has a 3-bit ratio control to select different CPU clock rates. See Figure 17 for the PLL Clock Module Block Diagram and Table 8 for clock rates.

The PLL-based clock module provides two modes of operation:

- Crystal-operation This mode allows the use of an external crystal/resonator to provide the time base to the device.
- External clock source operation
 This mode allows the internal oscillator to be bypassed. The device clocks are generated from an external clock source input on the XTAL1/CLKIN pin. In this case, an external oscillator clock is connected to the XTAL1/CLKIN pin.




Figure 17. PLL Clock Module Block Diagram

CLK PS2	CLK PS1	CLK PS0	CLKOUT
0	0	0	$4 \times F_{in}$
0	0	1	$2 \times F_{in}$
0	1	0	$1.33 imes F_{in}$
0	1	1	$1 \times F_{in}$
1	0	0	$0.8 imes F_{in}$
1	0	1	$0.66 imes F_{in}$
1	1	0	$0.57 \times F_{in}$
1	1	1	$0.5 imes F_{in}$

Default multiplication factor after reset is (1,1,1), i.e., $0.5 \times F_{in}$.

CAUTION:

The bootloader sets the PLL to x2 or x4 option. If the bootloader is used, the value of CLKIN used should not force CLKOUT to exceed the maximum rated device speed. See the "Boot ROM" section for more details.




SPRS161K - MARCH 2001 - REVISED JULY 2007

external reference crystal clock option

The internal oscillator is enabled by connecting a crystal across the XTAL1/CLKIN and XTAL2 pins as shown in Figure 18a. The crystal should be in fundamental operation and parallel resonant, with an effective series resistance of $30 \Omega - 150 \Omega$ and draws no more than 1 mW; it should be specified at a load capacitance of 20 pF. To ensure reliable starting of the internal oscillator upon power up, a 1-M Ω resistor in parallel with the crystal (across the XTAL1 and XTAL2 pins) is recommended. See the *TMS320LF2401A*, *TMS320LC2401A DSP Controller Silicon Errata* (literature number SPRZ013) for more details.

external reference oscillator clock option

The internal oscillator is disabled by connecting a clock signal to XTAL1/CLKIN and leaving the XTAL2 input pin unconnected as shown in Figure 18b.



NOTE A: TI recommends that customers have the resonator/crystal vendor characterize the operation of their device with the DSP chip. The resonator/crystal vendor has the equipment and expertise to tune the tank circuit. The vendor can also advise the customer regarding the proper tank component values that will ensure start-up and stability over the entire operating range.

Figure 18. Recommended Crystal/Clock Connection

low-power modes

The 2401A has an IDLE instruction. When executed, the IDLE instruction stops the clocks to all circuits in the CPU, but the clock output from the CPU continues to run. With this instruction, the CPU clocks can be shut down to save power while the peripherals (clocked with CLKOUT) continue to run. The CPU exits the IDLE state if it is reset, or, if it receives an interrupt request.

clock domains

All 2401A-based devices have two clock domains:

- 1. CPU clock domain consists of the clock for most of the CPU logic
- 2. System clock domain consists of the peripheral clock (which is derived from CLKOUT of the CPU) and the clock for the interrupt logic in the CPU.

When the CPU goes into IDLE mode, the CPU clock domain is stopped while the system clock domain continues to run. This mode is also known as IDLE1 mode. The 2401A CPU also contains support for a second IDLE mode, IDLE2. By asserting IDLE2 to the 2401A CPU, both the CPU clock domain and the system clock domain are stopped, allowing further power savings. A third low-power mode, HALT mode, the deepest, is possible if the oscillator and WDCLK are also shut down when in IDLE2 mode.

Two control bits, LPM1 and LPM0, specify which of the three possible low-power modes is entered when the IDLE instruction is executed (see Table 9). These bits are located in the System Control and Status Register 1 (SCSR1), and they are described in the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357).



SPRS161K - MARCH 2001 - REVISED JULY 2007

clock domains (continued)

LOW-POWER MODE	LPMx BITS SCSR1 [13:12]	CPU CLOCK DOMAIN	SYSTEM CLOCK DOMAIN	WDCLK STATUS	PLL STATUS	OSC STATUS	FLASH POWER	EXIT CONDITION
CPU running normally	XX	On	On	On	On	On	On	—
IDLE1 – (LPM0)	00	Off	On	On	On	On	On	Peripheral Interrupt, External Interrupt, <u>Reset,</u> PDPINTA
IDLE2 – (LPM1)	01	Off	Off	On	On	On	On	Wakeup Interrupts, External Interrupt, <u>Reset,</u> PDPINTA
HALT – (LPM2) [PLL/OSC power down]	1X	Off	Off	Off	Off	Off	Off†	Reset, PDPINTA

Table 9. Low-Power Modes Summary

[†] The Flash must be powered down by the user code prior to entering LPM2. For more details, see the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357).

other power-down options

2401A devices have clock-enable bits to the following on-chip peripherals: ADC, SCI, and EVA. Clock to these peripherals are disabled after reset; thus, start-up power can be low for the device.

Depending on the application, these peripherals can be turned on/off to achieve low power.

Refer to the SCSR1 register for details on the peripheral clock enable bits.



SPRS161K - MARCH 2001 - REVISED JULY 2007

digital I/O and shared pin functions

The 2401A has up to 13 general-purpose, bidirectional, digital I/O (GPIO) pins—most of which are shared between primary functions and I/O. Most I/O pins of the 2401A are shared with other functions. The digital I/O ports module provides a flexible method for controlling both dedicated I/O and shared pin functions. All I/O and shared pin functions are controlled using eight 16-bit registers. These registers are divided into two types:

- Output Control Registers used to control the multiplexer selection that chooses between the primary function of a pin or the general-purpose I/O function.
- Data and Control Registers used to control the data and data direction of bidirectional I/O pins.

description of shared I/O pins

Each shared I/O pin has three bits that define its operation:

- MUX control bit this bit selects between the primary function (1) and I/O function (0) of the pin.
- I/O direction bit if the I/O function is selected for the pin (MUX control bit is set to 0), this bit determines whether the pin is an input (0) or an output (1).
- I/O data bit if the I/O function is selected for the pin (MUX control bit is set to 0) and the direction selected is an input, data is read from this bit; if the direction selected is an output, data is written to this bit.

The MUX control bit, I/O direction bit, and I/O data bit are in the I/O control registers.

A summary of shared pin configurations and associated bits is shown in Table 10.

PIN FUNCTIO	N SELECTED	MUX	MUX CONTROL	I/O PO	ORT DATA AND DIR	ECTION [†]
(MCRA.n = 1) Primary Function	(MCRA.n = 0) Secondary Function	CONTROL REGISTER (name.bit #)	VALUE AT RESET (MCRx.n)	REGISTER	DATA BIT NO.‡	DIR BIT NO.§
				PORT A		
PDPINTA	IOPA0¶	MCRA.0	0	PADATDIR	0	8
PWM1	IOPA1	MCRA.1	0	PADATDIR	1	9
PWM2	IOPA2	MCRA.2	0	PADATDIR	2	10
PWM3	IOPA3	MCRA.3	0	PADATDIR	3	11
PWM4	IOPA4	MCRA.4	0	PADATDIR	4	12
PWM5	IOPA5	MCRA.5	0	PADATDIR	5	13
PWM6	IOPA6	MCRA.6	0	PADATDIR	6	14
CLKOUT	XINT2/ADCSOC/ CAP1/IOPA7	MCRA.7	0	PADATDIR	7	15
				PORT B		
T2PWM	XINT1/IOPB0	MCRA.8	0	PBDATDIR	0	8
IOPB1	IOPB1	MCRA.9	0	PBDATDIR	1	9
IOPB2	IOPB2	MCRA.10	0	PBDATDIR	2	10
SCITXD	IOPB3	MCRA.11	0	PBDATDIR	3	11
SCIRXD	IOPB4	MCRA.12	0	PBDATDIR	4	12
OPB5	OPB5	MCRA.13	0	PBDATDIR	5	13
-		MCRA.14	0	PBDATDIR	6	14
_		MCRA.15	0	PBDATDIR	7	15

Table 10. Shared Pin Configurations

[†] Valid only if the I/O function is selected on the pin

‡ If the GPIO pin is configured as an output, these bits can be written to. If the pin is configured as an input, these bits are read from.

 $\frac{9}{2}$ If the DIR bit is 0, the GPIO pin functions as an input. For a value of 1, the pin is configured as an output.

¶ Even when MCRA.0 = 0, the PDPINT circuitry is still active.



digital I/O control registers

Table 11 lists the registers available in the digital I/O module. As with other 2401A peripherals, these registers are memory-mapped to the data space.

ADDRESS	REGISTER	NAME
7090h	MCRA	I/O MUX control register A
7098h	PADATDIR	I/O port A data and direction register
709Ah	PBDATDIR	I/O port B data and direction register

Table 11. Addresses of Digital I/O Control Registers

CAUTION:

The bit definitions of the MCRA, PADATDIR, and PBDATDIR registers are *not* compatible with those of other 24x/240x/240xA devices.

watchdog (WD) timer module

The 2401A device includes a watchdog (WD) timer module. The WD function of this module monitors software and hardware operation by generating a system reset if it is not periodically serviced by software by having the correct key written. The WD timer operates independently of the CPU. It does not need any CPU initialization to function. When a system reset occurs, the WD timer defaults to the fastest WD timer rate available (WDCLK signal = CLKOUT/512). As soon as reset is released internally, the CPU starts executing code, and the WD timer begins incrementing. This means that, to avoid a premature reset, WD setup should occur early in the power-up sequence. See Figure 19 for a block diagram of the WD module. The WD module features include the following:

- WD Timer
 - Seven different WD overflow rates
 - A WD-reset key (WDKEY) register that clears the WD counter when a correct value is written, and generates a system reset if an incorrect value is written to the register
 - WD check bits that initiate a system reset if an incorrect value is written to the WD control register (WDCR)
- Automatic activation of the WD timer, once system reset is released
 - Three WD control registers located in control register frame beginning at address 7020h.
- NOTE: All registers in this module are 8-bit registers. When a register is accessed, the register data is in the lower byte, the upper byte is read as zeros. Writing to the upper byte has no effect.

Table 12 shows the different WD overflow (time-out) selections. Figure 19 shows the WD block diagram.

The watchdog can be disabled in software by writing '1' to bit 6 of the WDCR register (WDCR.6) while bit 5 of the SCSR2 register (SCSR2.5) is 1. If SCSR2.5 is 0, the watchdog will not be disabled. SCSR2.5 is equivalent to the WDDIS pin of the TMS320F243/241 devices.



SPRS161K - MARCH 2001 - REVISED JULY 2007

watchdog (WD) timer module (continued)

v	WD PRESCALE SELECT BITS		WDCLK DIVIDER	WATCHDOG CLOCK RATE [†]
WDPS2	WDPS1	WDPS0		FREQUENCY (Hz)
0	0	X‡	1	WDCLK/1
0	1	0	2	WDCLK/2
0	1	1	4	WDCLK/4
1	0	0	8	WDCLK/8
1	0	1	16	WDCLK/16
1	1	0	32	WDCLK/32
1	1	1	64	WDCLK/64


Table 12. WD Overflow (Time-out) Selections


[†]WDCLK = CLKOUT/512

‡ X = Don't care



SPRS161K - MARCH 2001 - REVISED JULY 2007





[†] Writing to bits WDCR.5–3 with anything but the correct pattern (101) generates a system reset.

Figure 19. Block Diagram of the WD Module



SPRS161K – MARCH 2001 – REVISED JULY 2007

development support

Texas Instruments (TI) offers an extensive line of development tools for the 240x generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of 240x-based applications:

Software Development Tools:

Assembler/linker Simulator Optimizing ANSI C compiler Application algorithms C/Assembly debugger and code profiler

Hardware Development Tools:

Emulator XDS510[™] (supports x24x multiprocessor system debug) TMS320LF2407 EVM (Evaluation module for 2407 DSP)

See Table 13 and Table 14 for complete listings of development support tools for the 240x. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Table 13. Development Support Tools

DEVELOPMENT TOOL	PLATFORM	PART NUMBER			
Software					
Code Composer Studio™ v.2.2	PC™	TMDSCCS2000-1			
1					
XDS510PP™ Pod (Parallel Port) with JTAG cable	PC	TMDS3P701014			

Table 14. TMS320x24x-Specific Development Tools

DEVELOPMENT TOOL	PLATFORM	PART NUMBER
	Hardware – Evaluation/Starter Kits	
2401A eZdsp	PC	TMDSeZD2401
F2407A EVM	PC	TMDS3P701016A

XDS510, Code Composer Studio, and XDS510PP are trademarks of Texas Instruments. PC is a trademark of International Business Machines Corp.



device and development support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320[™] DSP devices and support tools. Each TMS320[™] DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

- TMX Experimental device that is not necessarily representative of the final device's electrical specifications
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- TMS Fully qualified production device

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped with appropriate disclaimers describing their limitations and intended uses. Experimental devices (TMX) may not be representative of a final product and Texas Instruments reserves the right to change or discontinue these products without notice.

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.


TMS320 is a trademark of Texas Instruments.



SPRS161K - MARCH 2001 - REVISED JULY 2007

device and development support tool nomenclature (continued)

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, VF) and temperature range (for example, A). Figure 20 provides a legend for reading the complete TMS320Lx2401A device name.



[†]LQFP = Low-Profile Quad Flatpack





documentation support

Extensive documentation supports all of the TMS320[™] DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's guides for all devices and development support tools; and hardware and software applications. Useful reference documentation includes:

- Silicon Errata
 - TMS320LF2401A, TMS320LC2401A DSP Controller Silicon Errata (literature number SPRZ013) describes the known advisories of various revisions of the silicon.
- User's Guides
 - TMS320F/C24x DSP Controllers Reference Guide: CPU and Instruction Set (literature number SPRU160) describes the TMS320C24x 16-bit fixed-point digital signal processor controller. Covered are its architecture, internal register structure, data and program addressing, and instruction set. Also includes instruction set comparisons and design considerations for using the XDS510 emulator.
 - TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals (literature number SPRU357). This reference guide describes the architecture, system hardware, peripherals, and general operation of the TMS320Lx2407A/x2406A/x2404A/x2403A/x2402A/x2401A digital signal processor (DSP) controllers. This book is also applicable to TMS320Lx2407/2406/2402 and future derivatives of the 240x family.
- Application Reports
 - Getting Started in C and Assembly Code with the TMS320LF240x DSP (literature number SPRA755) This application report presents basic code for initializing and operating the TMS320LF240x DSP devices. Two functionally equivalent example programs are presented: one written in assembly language and the other in C language. Detailed discussions of each program are provided that explain numerous compiler and assembler directives, code requirements, and hardware-related requirements. The programs are ready to run on either the TMS320LF2407 Evaluation Module (EVM) or the eZdspo.si LF2407 development kit. However, they are also intended for use as a code template for any TMS320LF240x (LF240x) or TMS320LF240xA (LF240xA) DSP target system.
 - Motor Speed Measurement Considerations Using TMS320C24x DSPs (literature number SPRA771) The TMS320C24x generation of DSPs provide appropriate internal hardware for interfacing with low-cost, external-speed sensors for motor speed measurement applications. The periodic output signal from the speed sensor is applied to the capture input pin of the DSP and the signal's period is measured. This information is then used to calculate the motor speed. However, this calculation of motor speed depends on several system parameters. These parameters affect the scaling and normalization factors that must be used in the speed calculation routine for accurate measurements. This application report, therefore, gives an analysis of the speed measurement system to show the effect of system parameters on the calculated speed. The choice of appropriate scaling and normalization factors for a given system is also discussed. Finally, code examples are given to show the software implementation of the speed calculation routine.
 - 3.3 V DSP for Digital Motor Control (literature number SPRA550) describes a scenario of a 3.3-V-only motor controller indicating that for most applications, no significant issue of interfacing between 3.3 V and 5 V exists. On-chip 3.3–V analog-to-digital converter (ADC) versus 5-V ADC is also discussed. Guidelines for component layout and printed circuit board (PCB) design that can reduce system noise and EMI effects are summarized.

To receive copies of TMS320[™] DSP literature, contact the Literature Response Center at 800-477-8924.



SPRS161K - MARCH 2001 - REVISED JULY 2007

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320TM DSP newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320TM DSP customers on product information.

Updated information on the TMS320[™] DSP controllers can be found on the worldwide web at: http://www.ti.com.

To send comments regarding the TMS320LF2401A/TMS320LC2401A data sheet (literature number SPRS161), use the *comments*@*books.sc.ti.com* email address, which is a repository for feedback. For questions and support, contact the Product Information Center listed at the **http://www.ti.com/sc/docs/pic/home.htm** site.



SPRS161K - MARCH 2001 - REVISED JULY 2007

LF2401A AND LC2401A ELECTRICAL SPECIFICATIONS DATA

This document contains information on products in more than one phase of development. The electrical specifications for the TMS320LF2401A device are Production Data (PD) and those for the TMS320LC2401A device are Product Preview (PP). These electrical specifications are subject to change.

absolute maximum ratings over operating temperature range (unless otherwise noted)[†]

Supply voltage range, V _{DD} , V _{DDO} , and V _{CCA} (see Note 1)	– 0.3 V to 4.6 V
V _{CCP} range (LF2401A)	– 0.3 V to 5.5 V
Input voltage range, V _{IN}	– 0.3 V to 4.6 V
Output voltage range, V _O	– 0.3 V to 4.6 V
Input clamp current, I _{IK} (V _{IN} < 0 or V _{IN} > V _{CC})	± 20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	± 20 mA
Operating ambient temperature ranges, T _{A:} A version [‡]	– 40°C to 85°C
S version [‡]	–40°C to 125°C
Storage temperature range, T _{stg}	- 65°C to 150°C

[†] Clamp current stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] Long-term high-temperature storage and/or extended use at maximum temperature conditions may result in a reduction of overall device life. For additional information, see *IC Package Thermal Metrics Application Report* (literature number SPRA953) and *Reliability Data for TMS320LF24x and TMS320F281x Devices Application Report* (literature number SPRA963).

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions§

			MIN	NOM	MAX	UNIT
VDD/VDDO	Supply voltage	$V_{DDO} = V_{DD} \pm 0.3 V$	3	3.3	3.6	V
VSS	Supply ground		0	0	0	V
V _{CCA} ¶	ADC supply voltage		3	3.3	3.6	V
VCCP	Flash programming supply voltage (LF2401A)#		4.75	5	5.25	V
fCLKOUT	Device clock frequency (system clock)		2		40	MHz
VIH	High-level input voltage	All inputs	2			V
V _{IL}	Low-level input voltage	All inputs			0.8	V
		Output pins Group 1			- 2	mA
ЮН	High-level output source current, V_{OH} = 2.4 V	Output pins Group 2			- 4	mA
		Output pins Group 3			- 8	mA
		Output pins Group 1			2	mA
IOL	Low-level output sink current, VOL = VOL MAX	Output pins Group 2			4	mA
		Output pins Group 3			8	mA
		A version	- 40		85	°C
T _A	Ambient temperature	S version	- 40		125	°C
N _f	Flash endurance for the array (Write/erase cycles)	– 40°C to 85°C	1	10K		cycles

§ See the mechanical data package page for thermal resistance values, Θ_{JA} (junction-to-ambient) and Θ_{JC} (junction-to-case). ¶ V_{CCA} should not exceed V_{DD} by 0.3 V.

For applications that involve millions of power cycles, it is recommended that V_{CCP} be powered after V_{DD}.

|| Primary signals and their groupings:

Group 1: PDPINTA/IOPA0, T2PWM, PWM1-PWM6 (IOPA1-IOPA6), IOPB0, IOPB1, OPB5, TMS/XF, RS, TCK, TDI

Group 2: SCITXD/IOPB3, SCIRXD/IOPB4, TDO/IOPB2

Group 3: CAP1, IOPA7, CLKOUT



SPRS161K - MARCH 2001 - REVISED JULY 2007

electrical characteristics over recommended operating temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			V_{DD} = 3.0 V, I_{OH} = $I_{OH}MAX$	2.4			V	
∨ОН	VOH High-level output voltage		All outputs at 50 μ A	V _{DDO} - 0.2			v	
VOL	Low-level output voltage		I _{OL} = I _{OL} MAX			0.4	V	
	logist compart (loss loss)	With pullup		-10	-16	-30	μA	
۱	Input current (low level)	With pulldown	V _{DD} = 3.3 V, V _{IN} = 0 V			±2		
1	lanut cumant (high laug)	With pullup				±2		
ΙΗ	Input current (high level)	With pulldown	$V_{DD} = 3.3 \text{ V}, \text{ V}_{IN} = \text{V}_{DD}$	10	16	30	μA	
IOZ	Output current, high-impedance	state (off-state)	$V_{O} = V_{DD} \text{ or } 0 V$			±2	μA	
Ci	Input capacitance				2		pF	
Co	Output capacitance				3		pF	

current consumption by power-supply pins over recommended operating temperature range at 40-MHz CLOCKOUT[†] (LF2401A)

	PARAMETER	TEST CONDITIONS	TEMPERATURE	MIN	TYP	MAX‡	UNIT
	 A test code running in Flash does the following: Enables clock to all peripherals Toggles all PWM outputs at 20 kHz Performs a continuous conversion of all ADC channels An infinite loop which transmits a character out of SCI and executes MACD instructions NOTE: All I/O pins are floating. 	following: 1. Enables clock to all peripherals 2. Toggles all PWM outputs at 20 kHz	–40°C to 85°C (A)		75	90	mA
DD		–40°C to 125°C (S)		75	110	mA	
	ADC module current		-40°C to 85°C (A)	10	10	22	mA
ICCA			–40°C to 125°C (S)	10		22	

[†]I_{DD} is the current flowing into the V_{DD} and V_{DDO} pins. I_{DD} current includes the current drawn by the PLL module.

[‡] The MAX numbers are at maximum temperature and voltage.

current consumption by power-supply pins over recommended operating temperature range at 40-MHz CLOCKOUT[†] (LC2401A)

	PARAMETER	TEST CONDITIONS	TEMPERATURE	MIN	TYP	MAX	UNIT
I _{DD} O	Operational Current	A test code running in Flash does the following:1. Enables clock to all peripherals2. Toggles all PWM outputs at 20 kHz	–40°C to 85°C (A)		55	70	mA
		 Performs a continuous conversion of all ADC channels An infinite loop which transmits a character out of SCI and executes MACD instructions NOTE: All I/O pins are floating. 	–40°C to 125°C (S)		55	90	mA
ICCA	ADC module current		–40°C to 85°C (A)	44	11	25	mA
			–40°C to 125°C (S)		11	20	ШA

[†] I_{DD} is the current flowing into the V_{DD} and V_{DDO} pins. I_{DD} current includes the current drawn by the PLL module.



SPRS161K - MARCH 2001 - REVISED JULY 2007

current consumption by power-supply pins over recommended operating temperature range during low-power modes at 40-MHz CLOCKOUT[†] (LF2401A)

PARAMETER		MODE	OPERATING CONDITIONS	TEMPERATURE	MIN	ТҮР	MAX	UNIT				
	Operational		Clock to all peripherals is enabled.	-40°C to 85°C (A)		60	70	mA				
DD	Current			–40°C to 125°C (S)		60	90	mA				
	ADC module	LPM0	Clock to all peripherals is enabled.	-40°C to 85°C (A)		12	18	mA				
ICCA	current		No I/O pins are switching.	-40°C to 125°C (S)		12	18	mA				
	Operational		Clock to all peripherals is disabled.	-40°C to 85°C (A)		35	40	mA				
IDD	Current		No I/O pins are switching.	–40°C to 125°C (S)		35	50	mA				
	ADC module	LPM1	LPIMI	LPIVIT	LPIVIT	LPIMIT	Clock to all peripherals is disabled.	-40°C to 85°C (A)		5	10	μΑ
ICCA	current		No I/O pins are switching.	-40°C to 125°C (S)		5	20	μΑ				
	Operational		Clock to all peripherals is disabled.	-40°C to 85°C (A)		80	100	μΑ				
DD	Current	LPM2	Flash is powered down.	-40°C to 125°C (S)		80	200	μΑ				
	ADC module		Clock to all peripherals is disabled.	-40°C to 85°C (A)		5	10	μΑ				
ICCA current			Flash is powered down.	–40°C to 125°C (S)		5	20	μΑ				

 † I_DD is the current flowing into the V_DD and V_DDO pins.

current consumption by power-supply pins over recommended operating temperature range during low-power modes at 40-MHz CLOCKOUT[†] (LC2401A)


PA	RAMETER	MODE	OPERATING CONDITIONS	TEMPERATURE	MIN	ТҮР	MAX	UNIT	
1	Operational		Clock to all peripherals is enabled.	–40°C to 85°C (A)		40	50	mA	
DD	Current		No I/O pins are switching.	-40°C to 125°C (S)		40	70	mA	
	ADC module	LPM0	Clock to all peripherals is enabled.	-40°C to 85°C (A)		12	18	mA	
ICCA	current		No I/O pins are switching.	-40°C to 125°C (S)		12	18	mA	
	Operational		Clock to all peripherals is disabled.	-40°C to 85°C (A)		15	22	mA	
DD	Current	1014	No I/O pins are switching.	-40°C to 125°C (S)		15	32	mA	
	ADC module	LPM1	LPIVIT	Clock to all peripherals is disabled.	-40°C to 85°C (A)		5	10	μΑ
ICCA	current		No I/O pins are switching.	-40°C to 125°C (S)		5	15	μΑ	
	Operational			-40°C to 85°C (A)		50	70	μΑ	
DD	Current	LPM2	Clock to all peripherals is disabled.	-40°C to 125°C (S)		50	170	μΑ	
	ADC module		Clock to all peripherals is disabled.	-40°C to 85°C (A)		5	10	μΑ	
ICCA current			Clock to all periprierals is disabled.	-40°C to 125°C (S)		5	15	μΑ	

 † I_DD is the current flowing into the V_DD and V_DDO pins.



SPRS161K – MARCH 2001 – REVISED JULY 2007

current consumption graphs





reducing current consumption

240x DSPs incorporate a unique method to reduce the device current consumption. A reduction in current consumption can be achieved by turning off the clock to any peripheral module which is not used in a given application. Table 15 indicates the typical reduction in current consumption achieved by turning off the clocks to various peripherals. Refer to the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357) for further information on how to turn off the clock to the peripherals.

PERIPHERAL MODULE	CURRENT REDUCTION (mA)
EVA	6.1
ADC [†]	2.8 [†]
SCI	1.9

Table 15. Typical Current Consumption by Various Peripherals (at 40 MHz)


[†] ADC current shown is at 30 MHz.

emulator connection without signal buffering for the DSP

Figure 22 shows the connection between the DSP and JTAG header for a single-processor configuration. If the distance between the JTAG header and the DSP is greater than 6 inches, the emulation signals must be buffered. If the distance is less than 6 inches, buffering is typically not needed. Figure 22 shows the simpler, no-buffering situation. For the pullup/pulldown resistor values, see the pin description section. For details on buffering JTAG signals and multiple processor connections, see *TMS320F/C24x DSP Controllers CPU and Instruction Set Reference Guide* (literature number SPRU160).



SPRS161K - MARCH 2001 - REVISED JULY 2007




emulator connection without signal buffering for the DSP (continued)

Figure 22. Emulator Connection Without Signal Buffering for the DSP



SPRS161K - MARCH 2001 - REVISED JULY 2007



signal transition levels

The data in this section is shown for the 3.3-V version. Note that some of the signals use different reference voltages, see the recommended operating conditions table. Output levels are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.4 V.

Figure 24 shows output levels.




Figure 24. Output Levels

Output transition times are specified as follows:

- For a *high-to-low transition*, the level at which the output is said to be no longer high is below 80% of the total voltage range and lower and the level at which the output is said to be low is 20% of the total voltage range and lower.
- For a *low-to-high transition*, the level at which the output is said to be no longer low is 20% of the total voltage range and higher and the level at which the output is said to be high is 80% of the total voltage range and higher.

Figure 25 shows the input levels.




Figure 25. Input Levels

Input transition times are specified as follows:

- For a *high-to-low transition* on an input signal, the level at which the input is said to be no longer high is 90% of the total voltage range and lower and the level at which the input is said to be low is 10% of the total voltage range and lower.
- For a *low-to-high transition* on an input signal, the level at which the input is said to be no longer low is 10% of the total voltage range and higher and the level at which the input is said to be high is 90% of the total voltage range and higher.



SPRS161K - MARCH 2001 - REVISED JULY 2007

PARAMETER MEASUREMENT INFORMATION

timing parameter symbology

Timing parameter symbols used are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

CI	XTAL1
CO	CLKOUT
RS	RESET pin $\overline{\text{RS}}$
INT	XINT1, XINT2

Lowercase subscripts and their meanings:

а	access time
С	cycle time (period)
d	delay time
f	fall time
h	hold time
r	rise time
su	setup time
t	transition time
v	valid time
W	pulse duration (width)

Letters and symbols and their meanings:

Н	High
L	Low
V	Valid
Х	Unknown, changing, or don't care level
Z	High impedance

general notes on timing parameters

All output signals from the 2401A device (including CLKOUT) are derived from an internal clock such that all output transitions for a given half-cycle occur with a minimum of skewing relative to each other.

The signal combinations shown in the following timing diagrams may not necessarily represent actual cycles. For actual cycle examples, refer to the appropriate cycle description section of this data sheet.



SPRS161K - MARCH 2001 - REVISED JULY 2007

external reference crystal/clock with PLL circuit enabled

timing with the PLL circuit enabled

PARAMETER			MIN	MAX	UNIT
		Resonator	4	13	
f _X	Input clock frequency [†]	Crystal	4	20	MHz
		CLKIN	4	20	

[†] Input frequency should be adjusted (CLK PS bits in SCSR1 register) such that CLKOUT = 40 MHz maximum, 4 MHz minimum.

switching characteristics over recommended operating conditions [H = 0.5 t_{c(CO)}] (see Figure 26)

					· · ·		
	PARAMETER		PLL MODE	MIN	TYP	MAX	UNIT
^t c(CO)	Cycle time, CLKOUT		X4 mode [†]	25			ns
^t f(CO)	Fall time, CLKOUT				4		ns
^t r(CO)	Rise time, CLKOUT				4		ns
^t w(COL)	Pulse duration, CLKOUT low	LF2401A	X4 mode [†] @ 2 mA load	H-3	Н	H+3	ns
^t w(COH)	Pulse duration, CLKOUT high	LF2401A	X4 mode [†] @ 2 mA load	H –3	Н	H+3	ns
^t w(COL)	Pulse duration, CLKOUT low	LC2401A	X4 mode [†] @ 2 mA load	H-5	Н	H+5	ns
^t w(COH)	Pulse duration, CLKOUT high	LC2401A	X4 mode [†] @ 2 mA load	H –5	Н	H+5	ns

[†] Input frequency should be adjusted (CLK PS bits in SCSR1 register) such that CLKOUT = 40 MHz maximum, 2 MHz minimum.

timing requirements (see Figure 26)

		MIN	MAX	UNIT
^t c(CI)	Cycle time, XTAL1/CLKIN		250	ns
^t f(Cl)	Fall time, XTAL1/CLKIN		5	ns
^t r(Cl)	Rise time, XTAL1/CLKIN		5	ns
^t w(CIL)	Pulse duration, XTAL1/CLKIN low as a percentage of $t_{C(CI)}$	40	60	%
^t w(CIH)	Pulse duration, XTAL1/CLKIN high as a percentage of $t_{C(CI)}$	40	60	%




Figure 26. CLKIN-to-CLKOUT Timing With PLL and External Clock in ×4 Mode




RS timing

timing requirements for a reset [H = $0.5t_{c(CO)}$] (see Figure 27 and Figure 28)

		MIN	NOM MAX	UNIT
^t w(RSL)	Pulse duration, stable CLKIN to $\overline{\text{RS}}$ high	^{8t} c(CI) [†]		cycles
^t w(RSL2)	Pulse duration, RS low	^{8t} c(CI)		cycles
tp	PLL lock-up time		98304t _{c(CI)}	cycles
^t d(EX)	Delay time, reset vector executed after PLL lock time		36H	cycles

[†] During power-on reset, the device can continue to hold the RS pin low for another 128 CLKIN cycles.



- NOTES: A. Be certain that the emulation logic is reset before de-asserting the device reset. That is, TRST of the device is not driven high before the device reset is de-asserted. This is applicable to XDS510[™], XDS510PP[™], and XDS510PP^{+™} class of emulators. New generation emulators such as SPI515[™] and XDS510 USB[™] emulators have a built-in protection mechanism to take care of this requirement.
 - B. XTAL1 refers to the internal oscillator clock if an on-chip oscillator is used.
 - C. tOSCST is the oscillator start-up time, which is dependent on crystal/resonator and board design.
 - D. The TDI pin is used to determine whether or not the on-chip boot ROM is invoked in the BOOT_EN phase. In the "TDI/OPB5" phase, this pin functions as TDI (if TRST is high) or OPB5 (if TRST is low).
 - E. Unlike other 24x/240x devices, the CLKOUT signal does not appear on the CLKOUT pin by default (after a device reset). The CLKOUT waveform depicted in the figure is present internally in the DSP. However, in order to route the internal CLKOUT signal to the XINT2/ADCSOC/CAP1/IOPA7/CLKOUT pin, bit 7 of the MCRA register must be programmed appropriately.


Figure 27. Power-On Reset

XDS510PP+, SP515, and XDS510 USB are trademarks of Spectrum Digital. XDS510 and XDS510PP, are trademarks of Texas Instruments.



SPRS161K - MARCH 2001 - REVISED JULY 2007

RS timing (continued)



[†] XTAL1 refers to internal oscillator clock if on-chip oscillator is used.

[‡] The TDI pin is used to determine whether or not the on-chip boot ROM is invoked in the BOOT_EN phase. In the "TDI/OPB5" phase, this pin functions as TDI (if TRST is high) or OPB5 (if TRST is low).

§ Unlike other 24x/240x devices, the CLKOUT signal does not appear on the CLKOUT pin by default (after a device reset). The CLKOUT waveform depicted in the figure is present internally in the DSP. However, in order to route the internal CLKOUT signal to the XINT2/ADCSOC/CAP1/IOPA7/CLKOUT pin, bit 7 of the MCRA register must be programmed appropriately.

NOTE A: During warm resets, if the watchdog module is enabled and issues a reset, then the RS pin will be an output and driven low for the WD pulse duration – 128 CLKIN cycles.


Figure 28. Warm Reset



RS timing (continued)

switching characteristics over recommended operating conditions for a reset $[H = 0.5t_{c(CO)}]$ (see Figure 29)

	PARAMETER	MIN	MAX	UNIT
^t w(RSL1)	Watchdog reset pulse width	128t _{C(CI)}		ns
^t d(EX)	Delay time, reset vector executed after PLL lock time	36H		ns
tp	PLL lock time (input cycles)		98304t _{c(CI)}	ns



[†] XTAL1 refers to internal oscillator clock if on-chip oscillator is used.

[‡] The TDI pin is used to determine whether or not the on-chip boot ROM is invoked in the BOOT_EN phase. In the "TDI/OPB5" phase, this pin functions as TDI (if TRST is high) or OPB5 (if TRST is low).

§ Unlike other 24x/240x devices, the CLKOUT signal does not appear on the CLKOUT pin by default (after a device reset). The CLKOUT waveform depicted in the figure is present internally in the DSP. However, in order to route the internal CLKOUT signal to the XINT2/ADCSOC/CAP1/IOPA7/CLKOUT pin, bit 7 of the MCRA register must be programmed appropriately.

Figure 29. Watchdog Initiated Reset




SPRS161K - MARCH 2001 - REVISED JULY 2007

low-power mode timing


switching characteristics over recommended operating conditions $[H = 0.5t_{c(CO)}]$ (see Figure 30, Figure 31, and Figure 32)


	PARAMETER	LOW-POWER MOD	ES	MIN TYP	MAX	UNIT
^t d(WAKE-A)	Delay time, CLKOUT switching to program execution resume	IDLE1	LPM0	$12 \times t_{c(CO)}$	$2 \times t_{C(CO)}$	
		IDLE2	LPM1	15 × t _C (CO)		ns
^t d(IDLE-COH)	Delay time, Idle instruction executed to CLKOUT high	IDLE2	LPM1	4t _c (co)		ns
^t d(WAKE-OSC)	Delay time, wake-up interrupt asserted to oscillator running	HALT	LPM2	OSC start-up and PLL lock _PM2 time		ms
^t d(IDLE-OSC)	Delay time, Idle instruction executed to oscillator power off	{PLL/OSC power down}		^{4t} c(CO)		ns
^t d(EX)	Delay time, reset vector executed after RS high		36H		ns	



[†] In 2401A, CLKOUT will not be seen at the pin, only in some modes; it can be enabled in software.


[‡] Unlike other 24x/240x devices, the CLKOUT signal does not appear on the CLKOUT pin by default (after a device reset). The CLKOUT waveform depicted in the figure is present internally in the DSP. However, in order to route the internal CLKOUT signal to the XINT2/ADCSOC/CAP1/IOPA7/CLKOUT pin, bit 7 of the MCRA register must be programmed appropriately. § WAKE INT can be any valid interrupt or RESET.





[†] In 2401A, CLKOUT will not be seen at the pin, only in some modes; it can be enabled in software.


[‡] Unlike other 24x/240x devices, the CLKOUT signal does not appear on the CLKOUT pin by default (after a device reset). The CLKOUT waveform depicted in the figure is present internally in the DSP. However, in order to route the internal CLKOUT signal to the XINT2/ADCSOC/CAP1/IOPA7/CLKOUT pin, bit 7 of the MCRA register must be programmed appropriately. § WAKE INT can be any valid interrupt or RESET.





SPRS161K - MARCH 2001 - REVISED JULY 2007

low-power mode timing (continued)



[†] In 2401A, CLKOUT will not be seen at the pin, only in some modes; it can be enabled in software.

[‡] Unlike other 24x/240x devices, the CLKOUT signal does not appear on the CLKOUT pin by default (after a device reset). The CLKOUT waveform depicted in the figure is present internally in the DSP. However, in order to route the internal CLKOUT signal to the XINT2/ADCSOC/CAP1/IOPA7/CLKOUT pin, bit 7 of the MCRA register must be programmed appropriately.

Figure 32. HALT Mode – LPM2



SPRS161K – MARCH 2001 – REVISED JULY 2007

LPM2 wake-up timing


switching characteristics over recommended operating conditions (see Figure 33)

PARAMETER			MIN	MAX	UNIT
^t d(PDP-PWM)HZ	Delay lime, PDPINTA low to PWW	if bit 6 of SCSR2 = 0		$(6 + 1)t_{C(CO)} + 12^{\dagger}$	ns
		if bit 6 of SCSR2 = 1		$(12+1)t_{C(CO)} + 12^{\dagger}$	ns
^t d(INT)	Delay time, INT low/high to interrupt-vector fetch		10t _{C(CO)} + t _W (PDP–WAKE)		ns

[†] Includes i/p qualifier cycles plus synchronization plus propagation delay

timing requirements (see Figure 33)

			MIN	MAX	UNIT
	Pulse duration, PDPINTA input low	if bit 6 of SCSR2 = 0	6t _C (CO)		
^t w(PDP–WAKE)		if bit 6 of SCSR2 = 1	12t _{c(CO)}		ns
tp	PLL lock-up time			98304t _{c(CI)}	cycles



[†] tOSC is the oscillator start-up time.

‡CLKOUT frequency after LPM2 wake-up will be the same as that upon entering LPM2 (x4 shown as an example).

§ Unlike other 24x/240x devices, the CLKOUT signal does not appear on the CLKOUT pin by default (after a device reset). The CLKOUT waveform depicted in the figure is present internally in the DSP. However, in order to route the internal CLKOUT signal to the XINT2/ADCSOC/CAP1/IOPA7/CLKOUT pin, bit 7 of the MCRA register must be programmed appropriately.

 \P PDPINTA interrupt vector, if PDPINTA interrupt is enabled.

If PDPINTA interrupt is disabled.

Figure 33. LPM2 Wakeup Using PDPINTA



SPRS161K - MARCH 2001 - REVISED JULY 2007

TIMING EVENT MANAGER INTERFACE

PWM timing

PWM refers to all PWM outputs on EVA.

switching characteristics over recommended operating conditions for PWM timing $[H = 0.5t_{c(CO)}]$ (see Figure 34)

PARAMETER		MIN	MAX	UNIT
^t w(PWM) [†]	Pulse duration, PWMx output high/low	2H+5		ns
^t d(PWM)CO	Delay time, CLKOUT low to PWMx output switching	13	21	ns

[†] PWM outputs may be 100%, 0%, or increments of t_{C(CO)} with respect to the PWM period.




Figure 34. PWM Output Timing




SPRS161K - MARCH 2001 - REVISED JULY 2007

capture timing

timing requirements (see Figure 35)

			MIN	MAX	UNIT
	Dulas duration CAD1 input low/kigh	if bit 6 of SCSR2 = 0	6t _{C(CO)}		
^t w(CAP)	Pulse duration, CAP1 input low/high	if bit 6 of SCSR2 = 1	12t _{C(CO)}		ns







SPRS161K - MARCH 2001 - REVISED JULY 2007

interrupt timing

INT refers to XINT1, XINT2, and PDPINTA.


switching characteristics over recommended operating conditions (see Figure 36)

	PARAMETER			MAX	UNIT
	td(PDP-PVM)HZ Delay time, PDPINTA low to PWM high-impedance state			$(6 + 1)t_{C(CO)} + 12^{\dagger}$	ns
(PDP-PVVIVI)HZ				$(12+1)t_{C(CO)} + 12^{\dagger}$	ns
^t d(INT)	Delay time, INT low/high to interrupt-vector fetch		10t _c (CO)+t _w (INT)		ns

[†] Includes i/p qualifier cycles plus synchronization plus propagation delay

timing requirements (see Figure 36)

			MIN MAX	UNIT
t was Bules duration INT input low/high	if bit 6 of SCSR2 = 0	^{6t} c(CO)		
^t w(INT)	Pulse duration, INT input low/high	if bit 6 of SCSR2 = 1	12t _{C(CO)}	ns
•	Delete describer DDDNITA installent	if bit 6 of SCSR2 = 0	6t _{c(CO)}	
tw(PDP) Pulse duration, PDPINTA input low	if bit 6 of SCSR2 = 1	12t _{c(CO)}	ns	



[†] PWM refers to **all** the PWM pins in the device (i.e., PWMn and TnPWM pins). The state of the PWM pins after PDPINTA is taken high depends on the state of the FCOMPOE bit.

Figure 36. External Interrupts Timing



SPRS161K - MARCH 2001 - REVISED JULY 2007

general-purpose input/output timing

switching characteristics over recommended operating conditions (see Figure 37)

PARAMETER					UNIT
^t d(GPO)CO	Delay time, CLKOUT low to GPIO low/high	All GPIOs	13	21	ns
^t r(GPO)	Rise time, GPIO switching low to high	All GPIOs		12	ns
^t f(GPO)	Fall time, GPIO switching high to low	All GPIOs		15	ns

timing requirements $[H = 0.5t_{C(CO)}]$ (see Figure 38)





Figure 37. General-Purpose Output Timing







10-bit analog-to-digital converter (ADC)

Output conversion mode	. 000h to 3FFh (000h for $V_I \le V_{SSA}$; 3FFh for $V_I \ge V_{CCA}$)
Conversion time (including sample time)	

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CCA} †	Analog supply voltage	3.0	3.3	3.6	V
V_{SSA}^{\dagger}	Analog ground		0		V
V _{AI}	Analog input voltage, ADCIN00–ADCIN04	VREFLO		V _{REFHI}	V

 \pm V_{CCA} and V_{SSA} must be stable, within \pm 1/2 LSB of the required resolution, during the entire conversion time.

ADC operating frequency

	MIN	MAX	UNIT
ADC operating frequency	2	30	MHz

operating characteristics over recommended operating condition ranges

PARAMETER		DESCRIPTION		MIN	TYP	MAX	UNIT
IADCIN	Analog input leakage					1	μΑ
~		Typical capacitive load on	Non-sampling		10		_
C _{ai}	Analog input capacitance analog input pin Samp		Sampling		30		pF
E _{DNL}	Differential nonlinearity error	Difference between the actual step width and the ideal value				±2	LSB
E _{INL}	Integral nonlinearity error	Maximum deviation from the l through the ADC transfer cha the quantization error			±2	LSB	
^t d(PU)	Delay time, power-up to ADC valid	Time to stabilize analog stage after power-up				10	μs
Z _{AI}	Analog input source impedance	Analog input source impedance needed for conversions to remain within specifications at min ^t w(SH)				10	Ω
	Zero-offset error				8	10	LSB



SPRS161K - MARCH 2001 - REVISED JULY 2007

internal ADC module timing[†] (see Figure 39)

		MIN	MAX	UNIT
^t c(AD)	Cycle time, ADC prescaled clock	33.3		ns
^t w(SHC)	Pulse duration, total sample/hold and conversion time‡	500		ns
^t w(SH)	Pulse duration, sample and hold time	2t _{c(AD)} §	32t _{c(AD)}	ns
^t w(C)	Pulse duration, total conversion time	10t _C (AD)		ns
^t d(SOC-SH)	Delay time, start of conversion to beginning of sample and hold	2t _{c(CO)}		ns
^t d(EOC)	Delay time, end of conversion to data loaded into result register	2t _{c(CO)}		ns
^t d(ADCINT)	Delay time, ADC flag to ADC interrupt	^{2t} c(CO)		ns

[†] The ADC timing diagram represents a typical conversion sequence. Refer to the ADC chapter in the *TMS320LF/LC240xA DSP Controllers Reference Guide: System and Peripherals* (literature number SPRU357) for more details.

[‡] The total sample/hold and conversion time is determined by the summation of $t_d(SOC-SH)$, $t_w(SH)$, $t_w(C)$, and $t_d(EOC)$.

 $\$ Can be varied by ACQ Prescaler bits in the ADCCTRL1 register




Figure 39. Analog-to-Digital Internal Module Timing



Flash parameters @40 MHz CLOCKOUT (LF2401A)

PARAMETER			TYP	MAX	UNIT
Clear/Draman ming timet	Time/Word (16-bit)		30		μs
Clear/Programming time [†]	Time/4K Sector		130		ms
Erase time [†]	Time/4K Sector		350		ms
ICCP (VCCP pin current)	Indicates the typical/maximum current consumption during the Clear-Erase-Program (C-E-P) cycle		5	15	mA

[†] The indicated time does not include the time it takes to load the C-E-P algorithm and the code (to be programmed) onto on-chip RAM. The values specified are when V_{DD} = 3.3 V and V_{CCP} = 5 V, and any deviation from these values could affect the timing parameters. Aging and process variance could also impact the timing parameters.

migrating from other 240xA devices to Lx2401A

This section outlines some of the issues to be considered while migrating a design from the 240xA family to the Lx2401A. The Lx2401A shares the same CPU core (and hence, the same instruction set) as the 240xA. Furthermore, the peripherals implemented on the Lx2401A are a subset of those found in the 240xA family. However, some features of a particular peripheral may not be present on the 2401A. This must be taken into consideration while porting code to the Lx2401A. Other issues to be considered for migration are as follows.

PLL

The PLL used in the Lx2401A is different than the one used in the 240xA family. The Lx2401A PLL does not need the external loop-filter components. The PLL is bypassed when the TMS and TRST pins are sensed low at reset.

NOTE: The device may come up in PLL bypass mode if the TMS and TRST pins are sensed low when the emulator/debugger is brought up (with the XDS510/XDS510PP/XDS510PP+ pod connected to the target hardware). If this happens, the device reset pin (\overline{RS}) must be activated once (after the emulator is up and running) to bring it out of PLL bypass mode. Note that this is a concern only when the JTAG connector is connected for debug and does **not** have an impact when the code is free-run without the JTAG connector—i.e., there are no issues when the target hardware is powered up without the JTAG connector. Before attempting to program flash through JTAG, it must be ensured that the PLL is not in bypass mode.

on-chip bootloader

Boot ROM is a 256-word ROM mapped in program space 0000h–00FFh. This ROM will be enabled if the BOOT_EN mode is enabled during reset. Boot-enable function is implemented using combinational logic of the TDI, TRST, and RS pins as described below. The on-chip bootloader is invoked when:

TRST	=	0
RS	=	0
TDI	=	0

(In addition to the three pins mentioned above, the application must ensure that $\overrightarrow{\text{PDPINTA}}$ stays high during the execution of the boot ROM code.) Since it has an internal pulldown, the $\overrightarrow{\text{TRST}}$ pin will be low, provided the JTAG connector is not connected. Therefore, the BOOT_EN bit (bit 3 of the SCSR2 register) will be set to 0 if TDI is low upon reset. If on-chip bootloader is desired while debugging with the JTAG connector connected ($\overrightarrow{\text{TRST}}$ = 1), it can be achieved by writing a "0" into bit 3 of the SCSR2 register.

GPIO

The multiplexing scheme of the GPIO pins with other functional pins is different in the Lx2401A. Because of this, the bit assignments for the MCRA, PADATDIR, and PBDATDIR registers of the Lx2401A is *not* compatible with the bit assignments of the 240xA family.



SPRS161K - MARCH 2001 - REVISED JULY 2007

E٧

The Event Manager of the Lx2401A has reduced functionality when compared to that of the 240xA family. Following are the important differences:

- There is no QEP unit.
- There is only one "Capture" input (CAP1).
- Although Timer 1 is present, there is no compare output pin (T1CMP/T1PWM).
- There is no provision to feed an external clock to the timers.
- There is no external direction control pin for the timers.

Due to these differences, some of the bits in the EV registers are not applicable in the Lx2401A and are shaded gray. Refer to Table 16, Lx2401A DSP Peripheral Register Description, for more details.

ADC

The Lx2401A ADC has only five input channels as compared to eight or sixteen channels in the 240xA family. Therefore, the 4-bit fields in the CHSELSEQn registers should be programmed with values from 0–4 only.

The Lx2401A ADC does not have dedicated V_{REFII} and V_{REFLO} pins. Instead, the V_{CCA} and V_{SSA} pins provide the necessary reference.

pins

The following pins, which are available in other 240xA devices, have been internally tied as indicated:

CAP2, CAP3	-	low
TDIRA	_	low
TCLKINA	_	low
BIO	_	high

DINR

The device ID contained in the DINR register is 0810h for LF2401A and 0910h for LC2401A.

XF pin

The XF pin has to be enabled by writing a 1 to Bit 0 of the SCSR4 register before it can be used.

migrating from LF2401A (Flash) device to LC2401A (ROM) device

When migrating from Flash to ROM device, be sure to review this section for a list of important differences that should be considered. Customer applications should consider these differences in their design, prior to ROM code submission. Due to the fact that the flash and ROM are different silicon, the following parameters may be similar but not exactly identical. Refer to the respective datasheet sections for more detail:

- EMI/ESD behavior
- ADC performance
- Current consumption
- Device ID register values
- The last 64 words of ROM are reserved for TI internal testing. User code should not occupy these locations. See the device memory map for details.



SPRS161K - MARCH 2001 - REVISED JULY 2007

peripheral register description

Table 16 is a collection of all the programmable registers of the Lx2401A and is provided as a quick reference.

	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	٦
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
				DATA MEN	IORY SPACE	•	•	•	
				CPU STATU	S REGISTERS				
		ARP		OV	OVM	1	INTM	DP(8)	ST0
	DP(7)	DP(6)	DP(5)	DP(4)	DP(3)	DP(2)	DP(1)	DP(0)	510
		ARB		CNF	TC	SXM	С	1	ST1
	1	1	1	XF	1	1		PM	011
			GLOBAL	MEMORY AND C	PU INTERRUPT	REGISTERS			
00004h									IMR
0000411	—	—	INT6 MASK	INT5 MASK	INT4 MASK	INT3 MASK	INT2 MASK	INT1 MASK	IIVIIX
00005h				Res	served				GREG
00006h									IFR
		—	INT6 FLAG	INT5 FLAG	INT4 FLAG	INT3 FLAG	INT2 FLAG	INT1 FLAG	
					REGISTERS	1			4
07010h	IRQ0.15	IRQ0.14	IRQ0.13	IRQ0.12	IRQ0.11	IRQ0.10	IRQ0.9	IRQ0.8	PIRQR
2701011	IRQ0.7	IRQ0.6	IRQ0.5	IRQ0.4	IRQ0.3	IRQ0.2	IRQ0.1	IRQ0.0	
07011h	IRQ1.15	IRQ1.14	IRQ1.13	IRQ1.12	IRQ1.11	IRQ1.10	IRQ1.9	IRQ1.8	PIRQR
0.0	IRQ1.7	IRQ1.6	IRQ1.5	IRQ1.4	IRQ1.3	IRQ1.2	IRQ1.1	IRQ1.0	_
07012h	IRQ2.15	IRQ2.14	IRQ2.13	IRQ2.12	IRQ2.11	IRQ2.10	IRQ2.9	IRQ2.8	PIRQR
	IRQ2.7	IRQ2.6	IRQ2.5	IRQ2.4	IRQ2.3	IRQ2.2	IRQ2.1	IRQ2.0	
07013h					egal				_
07014h	IAK0.15	IAK0.14	IAK0.13	IAK0.12	IAK0.11	IAK0.10	IAK0.9	IAK0.8	PIACK
	IAK0.7	IAK0.6	IAK0.5	IAK0.4	IAK0.3	IAK0.2	IAK0.1	IAK0.0	_
07015h	IAK1.15	IAK1.14	IAK1.13	IAK1.12	IAK1.11	IAK1.10	IAK1.9	IAK1.8	PIACK
	IAK1.7	IAK1.6	IAK1.5	IAK1.4	IAK1.3	IAK1.2	IAK1.1	IAK1.0	_
07016h	IAK2.15	IAK2.14	IAK2.13	IAK2.12	IAK2.11	IAK2.10	IAK2.9	IAK2.8	PIACK
	IAK2.7	IAK2.6	IAK2.5	IAK2.4	IAK2.3	IAK2.2	IAK2.1	IAK2.0	-
07017h					egal				_
07018h	—	CLKSRC	LPM1	LPM0	CLK PS2	CLK PS1	CLK PS0		SCSR1
	ADC CLKEN	SCI CLKEN	SPI CLKEN	CAN CLKEN	EVB CLKEN	EVA CLKEN		ILLADR	
			_	—	_		_		-
07019h	_	I/P QUALIFIER	WD	_	BOOT EN	_	DON	PON	SCSR2
		CLOCKS	OVERRIDE		boor_en		Don		
0701Ah					egal		•		
	_	_	_	_	_	_	—	_	1
0701Bh	—	i —	—	i —	—	i —	i –	XF ENABLE	SCSR4
070/01	DIN15	DIN14	DIN13	DIN12	DIN11	DIN10	DIN9	DIN8	
0701Ch	DIN7	DIN6	DIN5	DIN4	DIN3	DIN2	DIN1	DIN0	DINR
0701Dh		-	-		egal	-	-	-	1
	V15	V14	V13	V12	V11	V10	V9	V8	1
0701Eh	V7	V6	V5	V4	V3	V2	V1	V0	PIVR
0701Fh		-	-		egal	-	-	•	1

Table 16. Lx2401A DSP Peripheral Register Description



SPRS161K – MARCH 2001 – REVISED JULY 2007

peripheral register description (continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG			
ADDI	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG			
				WD CONTRO	OL REGISTERS							
07020h					la na l							
to 07022h					legal							
07023h	D7	D6	D5	D4	D3	D2	D1	D0	WDCNTR			
07024h		1	1		legal				1			
07025h	D7	D6	D5	D4	D3	D2	D1	D0	WDKEY			
07026h		•	•	•					1			
to 07028h				11	legal							
07029h	WDFLAG	WDDIS	WDCHK2	WDCHK1	WDCHK0	WDPS2	WDPS1	WDPS0	WDCR			
0702Ah									-			
to	Illegal											
0703Fh												
07040h to	Reserved											
0704Fh												
	SERIAL COMMUNICATIONS INTERFACE (SCI) CONFIGURATION CONTROL REGISTERS											
07050h	STOP	EVEN/ODD PARITY	PARITY	LOOP BACK	ADDR/IDLE	SCI	SCI	SCI	SCICCR			
	BITS		ENABLE	ENA	MODE	CHAR2	CHAR1	CHAR0	-			
07051h	—	RX ERR INT ENA	SW RESET	-	TXWAKE	SLEEP	TXENA	RXENA	SCICTL1			
07052h	BAUD15	BAUD14	BAUD13	BAUD12	BAUD11	BAUD10	BAUD9	BAUD8	SCIHBAUD			
0705211	(MSB)	BAUD14	BAUDIS	BAUDIZ	BAUDTI	BAUDIU	BAUD9	BAUDo	SCINDAUD			
07053h	BAUD7	BAUD6	BAUD5	BAUD4	BAUD3	BAUD2	BAUD1	BAUD0 (LSB)	SCILBAUD			
07054h	TXRDY	TX EMPTY	_	_	_	_	RX/BK	TX	SCICTL2			
							INT ENA	INT ENA	4			
07055h	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE		SCIRXST			
07056h	ERXDT7	ERXDT6	ERXDT5	ERXDT4	ERXDT3	ERXDT2	ERXDT1	ERXDT0	SCIRXEMU			
07057h 07058h	RXDT7	RXDT6	RXDT5	RXDT4	RXDT3	RXDT2	RXDT1	RXDT0	SCIRXBUF			
07059h	TXDT7	TXDT6	TXDT5	TXDT4	legal TXDT3	TXDT2	TXDT1	TXDT0	SCITXBUF			
0705Ah	TADIT	TADIO	TADIS	TADI4	TAD15	TADIZ	INDIT	IXDIO				
to				Ш	legal							
0705Eh												
0705Fh	—	SCITX PRIORITY	SCIRX PRIORITY	SCI SOFT	SCI FREE	—	—	—	SCIPRI			
07060h]			
to 0706Fh				II	legal							
									J			

Table 16. Lx2401A DSP Peripheral Register Description (Continued)



SPRS161K - MARCH 2001 - REVISED JULY 2007

peripheral register description (continued)

	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	٦				
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG				
	5	Biro				I	5	Birt	-				
	XINT1 FLAG	_	_	_	_	-	_	_					
07070h	_		-	_		XINT1 POLARITY	XINT1 PRIORITY	XINT1 ENA	XINT1CR				
070746	XINT2 FLAG	-	-	_	_	-	—	—	VINTOOD				
07071h	_	_	—	—	—	XINT2 POLARITY	XINT2 PRIORITY	XINT2 ENA	XINT2CR				
07072h to 0708Fh		Illegal DIGITAL I/O CONTROL REGISTERS											
				DIGITAL I/O CON	NTROL REGIST	ERS							
07090h	MCRA.15	MCRA.14	MCRA.13	MCRA.12	MCRA.11	MCRA.10	MCRA.9	MCRA.8					
07090n	MCRA.7	MCRA.6	MCRA.5	MCRA.4	MCRA.3	MCRA.2	MCRA.1	MCRA.0	MCRA				
07091h	91h Illegal												
07092h	MCRB.15	MCRB.14	MCRB.13	MCRB.12	MCRB.11	MCRB.10	MCRB.9	MCRB.8	MODD				
	MCRB.7	MCRB.6	MCRB.5	MCRB.4	MCRB.3	MCRB.2	MCRB.1	MCRB.0	MCRB				
07093h	3h Illegal												
07094h	MCRC.15	MCRC.14	MCRC.13	MCRC.12	MCRC.11	MCRC.10	MCRC.9	MCRC.8	MCRC				
070940	MCRC.7	MCRC.6	MCRC.5	MCRC.4	MCRC.3	MCRC.2	MCRC.1	MCRC.0	WORCO				
0700Eh	E7DIR	E6DIR	E5DIR	E4DIR	E3DIR	E2DIR	E1DIR	E0DIR	PEDATDIR				
07095h	IOPE7	IOPE6	IOPE5	IOPE4	IOPE3	IOPE2	IOPE1	IOPE0	PEDAIDIR				
070005	—	F6DIR	F5DIR	F4DIR	F3DIR	F2DIR	F1DIR	F0DIR					
07096h	—	IOPF6	IOPF5	IOPF4	IOPF3	IOPF2	IOPF1	IOPF0	PFDATDIR				
07097h				11	legal								
070006	A7DIR	A6DIR	A5DIR	A4DIR	A3DIR	A2DIR	A1DIR	A0DIR					
07098h	IOPA7	IOPA6	IOPA5	IOPA4	IOPA3	IOPA2	IOPA1	IOPA0	PADATDIR				
07099h				11	legal								
070044	B7DIR	B6DIR	B5DIR	B4DIR	B3DIR	B2DIR	B1DIR	B0DIR					
0709Ah	IOPB7	IOPB6	IOPB5	IOPB4	IOPB3	IOPB2	IOPB1	IOPB0	PBDATDIR				
0709Bh		•	•		legal	-	•	•	1				
07000	C7DIR	C6DIR	C5DIR	C4DIR	C3DIR	C2DIR	C1DIR	CODIR					
0709Ch	IOPC7	IOPC6	IOPC5	IOPC4	IOPC3	IOPC2	IOPC1	IOPC0	PCDATDIR				
0709Dh					legal		·		1				
	D7DIR	D6DIR	D5DIR	D4DIR	D3DIR	D2DIR	D1DIR	D0DIR					
0709Eh	IOPD7	IOPD6	IOPD5	IOPD4	IOPD3	IOPD2	IOPD1	IOPD0	PDDATDIR				
0709Fh				-	legal	•		-]				

Table 16. Lx2401A DSP Peripheral Register Description (Continued)



SPRS161K - MARCH 2001 - REVISED JULY 2007

peripheral register description (continued)

Table 16. Lx2401A DSP Peripheral Register Description (Continued)

	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8]	
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG	
			ANALOG-TO	DIGITAL CON	VERTER (ADC)	REGISTERS		•		
070405	_	ADC S/W RESET	SOFT	FREE	ACQ PRESCALE3	ACQ PRESCALE2	ACQ PRESCALE1	ACQ PRESCALE0		
070A0h	CONV PRE- SCALE (CPS)	CONTIN- UOUS RUN	INT PRIORITY	SEQ1/2 CASCADE	_	—	_	_	ADCCTRL1	
070445	EVB SOC EN SEQ1	Reset SEQ1	SOC SEQ1	SEQ1 BUSY	INT ENA SEQ1 Mode1	INT ENA SEQ1 Mode0	INT FLAG SEQ1	EVA SOC EN SEQ1		
070A1h	EXT SOC EN SEQ1	Reset SEQ2	SOC SEQ2	SEQ2 BUSY	INT ENA SEQ2 Mode1	INT ENA SEQ2 Mode0	INT FLAG SEQ2	EVB SOC EN SEQ2	ADCCTRL2	
	_	_		—	—			—		
070A2h	—	MAXCONV2 2	MAXCONV2 1	MAXCONV2 0	MAXCONV1 3	MAXCONV1 2	MAXCONV1 1	MAXCONV1 0	MAXCONV	
070405	CONV 3	CONV 3	CONV 3	CONV 3	CONV 2	CONV 2	CONV 2	CONV 2		
070A3h	CONV 1	CONV 1	CONV 1	CONV 1	CONV 0	CONV 0	CONV 0	CONV 0	CHSELSEQ1	
07044	CONV 7	CONV 7	CONV 7	CONV 7	CONV 6	CONV 6	CONV 6	CONV 6		
070A4h	CONV 5	CONV 5	CONV 5	CONV 5	CONV 4	CONV 4	CONV 4	CONV 4	CHSELSEQ2	
070455	CONV 11	CONV 11	CONV 11	CONV 11	CONV 10	CONV 10	CONV 10	CONV 10		
070A5h	CONV 9	CONV 9	CONV 9	CONV 9	CONV 8	CONV 8	CONV 8	CONV 8	CHSELSEQ3	
070A6h	CONV 15	CONV 15	CONV 15	CONV 15	CONV 14	CONV 14	CONV 14	CONV 14		
	CONV 13	CONV 13	CONV 13	CONV 13	CONV 12	CONV 12	CONV 12	CONV 12	CHSELSEQ4	
ľ		—	_	—	SEQ CNTR3	SEQ CNTR2	SEQ CNTR1	SEQ CNTR0	AUTO_SEQ_SR	
070A7h	SEQ2 STATE 3	SEQ2 STATE 2	SEQ2 STATE 1	SEQ2 STATE 0	SEQ1 STATE 3	SEQ1 STATE 2	SEQ1 STATE 1	SEQ1 STATE 0		
070A8h	D9	D8	D7	D6	D5	D4	D3	D2	RESULT0	
070A8h	D1	D0	0	0	0	0	0	0	RESULIU	
070406	D9	D8	D7	D6	D5	D4	D3	D2		
070A9h	D1	D0	0	0	0	0	0	0	RESULT1	
070AAh	D9	D8	D7	D6	D5	D4	D3	D2	RESULT2	
UTUAAN	D1	D0	0	0	0	0	0	0	RESULIZ	
070ABh	D9	D8	D7	D6	D5	D4	D3	D2	RESULT3	
UTUABII	D1	D0	0	0	0	0	0	0	RESULIS	
070ACh	D9	D8	D7	D6	D5	D4	D3	D2	RESULT4	
UTUACH	D1	D0	0	0	0	0	0	0	RESULI4	
	D9	D8	D7	D6	D5	D4	D3	D2	DEOLUTE	
070ADh	D1	D0	0	0	0	0	0	0	RESULT5	
	D9	D8	D7	D6	D5	D4	D3	D2	DECLUTE	
070AEh	D1	D0	0	0	0	0	00	0	RESULT6	
	D9	D8	D7	D6	D5	D4	D3	D2		
070AFh	D1	D0	0	0	0	0	0	0	RESULT7	



SPRS161K - MARCH 2001 - REVISED JULY 2007

peripheral register description (continued)

4000	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	1	
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG	
		AN	ALOG-TO-DIGIT	AL CONVERTE	R (ADC) REGIS	TERS (CONTIN	UED)		1	
	D9	D8	D7	D6	D5	D4	D3	D2		
070B0h	D1	D0	0	0	0	0	0	0	RESULT8	
	D9	D8	D7	D6	D5	D4	D3	D2		
070B1h	D1	D0	0	0	0	0	0	0	RESULT9	
07000	D9	D8	D7	D6	D5	D4	D3	D2		
070B2h	D1	D0	0	0	0	0	0	0	RESULT10	
	D9	D8	D7	D6	D5	D4	D3	D2	1	
070B3h	D1	D0	0	0	0	0	0	0	RESULT11	
	D9	D8	D7	D6	D5	D4	D3	D2	1	
070B4h	D1	D0	0	0	0	0	0	0	RESULT12	
	D9	D8	D7	D6	D5	D4	D3	D2	1	
070B5h	D1	D0	0	0	0	0	0	0	RESULT13	
	D9	D8	D7	D6	D5	D4	D3	D2	1	
070B6h	D1	D0	0	0	0	0	0	0	RESULT14	
070071	D9	D8	D7	D6	D5	D4	D3	D2	1	
070B7h	D1	D0	0	0	0	0	0	0	RESULT15	
070B8h				Res	served		•	•	1	
070B9h									1	
to				111	egal					
070FFh									-	
07100h to				Res	erved					
073FFh										
		GENERAL	-PURPOSE (GI	P) TIMER CONF	IGURATION CO	NTROL REGIS	TERS – EVA			
07400	—	T2STAT	T1STAT	-	_	T2TC	ADC	T1TOADC(1)	0.00000	
07400h	T1TOADC(0)	TCOMPOE	-	_	T2	PIN	Т	1PIN	GPTCONA	
074041	D15	D14	D13	D12	D11	D10	D9	D8	TIONT	
07401h	D7	D6	D5	D4	D3	D2	D1	D0	T1CNT	
	D15	D14	D13	D12	D11	D10	D9	D8		
07402h	D7	D6	D5	D4	D3	D2	D1	D0	T1CMPR	
07400	D15	D14	D13	D12	D11	D10	D9	D8		
07403h	D7	D6	D5	D4	D3	D2	D1	D0	T1PR	
0= 40.0	FREE	SOFT	—	TMODE1	TMODE0	TPS2	TPS1	TPS0	1	
07404h		TENABLE	TCLKS1	TCLKS0	TCLD1	TCLD0	TECMPR	i	T1CON	

Table 16. Lx2401A DSP Peripheral Register Description (Continued)



SPRS161K - MARCH 2001 - REVISED JULY 2007

peripheral register description (continued)

Table 16. Lx2401A DSP Peripheral Register Description (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	1			
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG			
	G	ENERAL-PURF	POSE (GP) TIME	R CONFIGURA	TION CONTROL	REGISTERS -	EVA (CONTINU	ED)]			
07405h	D15	D14	D13	D12	D11	D10	D9	D8	T2CNT			
074050	D7	D6	D5	D4	D3	D2	D1	D0	TZGNT			
07406h	D15	D14	D13	D12	D11	D10	D9	D8	T2CMPR			
0740011	D7	D6	D5	D4	D3	D2	D1	D0	120WFK			
07407h	D15	D14	D13	D12	D11	D10	D9	D8	T2PR			
0740711	D7	D6	D5	D4	D3	D2	D1	D0				
07408h	FREE	SOFT	—	TMODE1	TMODE0	TPS2	TPS1	TPS0	T2CON			
0740011	T2SWT1	TENABLE	TCLKS1	TCLKS0	TCLD1	TCLD0	TECMPR	SELT1PR	12001			
07409h												
to 07410h	lliegal h											
01 11011	FULL AND SIMPLE COMPARE UNIT REGISTERS – EVA											
07411h	CENABLE	CLD1	CLD0	SVENABLE	ACTRLD1	ACTRLD0	FCOMPOE	STATUS	COMCONA			
	—	_	_	—	_	_	—	—				
07412h		-	• •		egal				1			
074405	SVRDIR	D2	D1	D0	CMP6ACT1	CMP6ACT0	CMP5ACT1	CMP5ACT0				
07413h	CMP4ACT1	CMP4ACT0	CMP3ACT1	CMP3ACT0	CMP2ACT1	CMP2ACT0	CMP1ACT1	CMP1ACT0	ACTRA			
07414h				11	legal				1			
07445	_	_	_	_	DBT3	DBT2	DBT1	DBT0	DETOONIA			
07415h	EDBT3	EDBT2	EDBT1	DBTPS2	DBTPS1	DBTPS0	—	_	DBTCONA			
07416h				II	legal]			
074475	D15	D14	D13	D12	D11	D10	D9	D8	CMPR1			
07417h	D7	D6	D5	D4	D3	D2	D1	D0	CMPRI			
074405	D15	D14	D13	D12	D11	D10	D9	D8	CMPR2			
07418h	D7	D6	D5	D4	D3	D2	D1	D0	CIVIPR2			
07419h	D15	D14	D13	D12	D11	D10	D9	D8	CMPR3			
0741911	D7	D6	D5	D4	D3	D2	D1	D0	CIVIERS			
0741Ah												
to 0741Fh				II	legal							
5									J			



SPRS161K - MARCH 2001 - REVISED JULY 2007

peripheral register description (continued)

	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8		
ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG	
				CAPTURE UNIT	REGISTERS -	EVA		•		
	CAPRES	CAPO	QEPN	CAP3EN	—	CAP3TSEL	CAP12TSEL	CAP3TOADC		
)7420h	CAP1	EDGE	CAP2	EDGE	CAPS	EDGE	i i		CAPCON	
7421h			•	I	llegal					
	-	_	CAPS	BFIFO	CAP	2FIFO	CAF	P1FIFO		
7422h	_	l –	—	—	l –	-	- 1	—	CAPFIFOA	
	D15	D14	D13	D12	D11	D10	D9	D8		
7423h	D7	D6	D5	D4	D3	D2	D1	D0	CAP1FIF	
	D15	D14	D13	D12	D11	D10	D9	D8	CAP2FIFO	
7424h	D7	D6	D5	D4	D3	D2	D1	D0		
	D15	D14	D13	D12	D11	D10	D9	D8		
7425h	D7	D6	D5	D4	D3	D2	D1	D0	CAP3FIF	
7426h		-	•	I	llegal	•	-	•		
	D15	D14	D13	D12	D11	D10	D9	D8	1	
07427h	D7	D6	D5	D4	D3	D2	D1	D0	CAP1FB	
	D15	D14	D13	D12	D11	D10	D9	D8	1	
07428h	D7	D6	D5	D4	D3	D2	D1	D0	CAP2FB	
	D15	D14	D13	D12	D11	D10	D9	D8		
7429h	D7	D6	D5	D4	D3	D2	D1	D0	CAP3FB	
742Ah to 742Bh		•	•	II	llegal	•	•	•]	
			EVENT MANA	GER (EVA) INT	ERRUPT CONT		S			
74001	—	_	—	_	-	T1OFINT ENA	T1UFINT ENA	T1CINT ENA		
742Ch	T1PINT ENA	-	—	—	CMP3INT ENA	CMP2INT ENA	CMP1INT ENA	PDPINTA ENA	EVAIMR/	
	_	—	—	—	—	—	—	—]	
742Dh		_	_	_	T2OFINT ENA	T2UFINT ENA	T2CINT ENA	T2PINT ENA	EVAIMRI	
	_	—	—	_	- 1	-	-	—]	
742Eh	_	-	_	_	-	CAP3INT ENA	CAP2INT ENA	CAP1INT ENA	EVAIMR	

Table 16. Lx2401A DSP Peripheral Register Description (Continued)



SPRS161K – MARCH 2001 – REVISED JULY 2007

peripheral register description (continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG			
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG			
		EVEN	IT MANAGER (E	VA) INTERRUP	T CONTROL RE	GISTERS (CON	FINUED)					
			_	—	—	T1OFINT FLAG	T1UFINT FLAG	T1CINT FLAG				
0742Fh	T1PINT FLAG	_	—	_	CMP3INT FLAG	CMP2INT FLAG	CMP1INT FLAG	PDPINTA FLAG	EVAIFR			
	_	_	—	_	_	—	_	_				
07430h	_	_	—	_	T2OFINT FLAG	T2UFINT FLAG	T2CINT FLAG	T2PINT FLAG	EVAIFR			
		—	—	—	—	—	—	—				
07431h	_	_	—	_	_	CAP3INT FLAG	CAP2INT FLAG	CAP1INT FLAG	EVAIFR			
07432h to 074FFh	lliegal											
07500h to 0753Fh				Re	served							
				I/O MEM	ORY SPACE				7			
0FF0Fh	—	—	—	—	—	—	—	—	FCMR			
UFFUEN	_	_	_	_	_	_	_	_	FUMR			
	WAIT-STATE GENERATOR CONTROL REGISTER											
0FFFFh	_	_	_	_	_	BVIS.1	BVIS.0	ISWS.2	WSGR			
ULLIFI	ISWS.1	ISWS.0	DSWS.2	DSWS.1	DSWS.0	PSWS.2	PSWS.1	PSWS.0	WOOK			


Table 16. Lx2401A DSP Peripheral Register Description (Continued)



SPRS161K - MARCH 2001 - REVISED JULY 2007

MECHANICAL DATA

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.

VF (S-PQFP-G32)

Typical Thermal Resistance Characteristics

71: -				
PARAMETER	DESCRIPTION	°C/W		
Θ_{JA}	Junction-to-ambient	55.61		
ΘJC	Junction-to-case	13.89		
ΨJT	Junction-to-top of package	2.5		



PACKAGE MATERIALS INFORMATION


5-Jan-2022

www.ti.com

Texas

INSTRUMENTS

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal	
-----------------------------	--

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
TMS320LF2401AVFA	VF	LQFP	32	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
TMS320LF2401AVFS	VF	LQFP	32	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated