





TPS37100-Q1, TPS37102-Q1 Automotive 105V, 5µA, Window, Overvoltage, or Undervoltage Supervisor with Integrated Buffer for Supply Voltage Measurements

1 Features


TEXAS

INSTRUMENTS

- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: –40°C to +125°C ambient operating temperature T_{A}
- Functional Safety-Capable (Targeted)
 - Documentation available to aid functional safety system design
- ASIL-D Functional Safety-Compliant (Targeted for TPS37102)
 - Development targeted for Functional Safety applications
 - Documentation to aid ISO 26262 system design
 - Systematic capability up to ASIL-D targeted
- Hardware capability up to ASIL-D targeted
- Wide supply voltage range: 3V to 105V
- Low quiescent current: 5µA
- High threshold accuracy: 1.1% (Max)
- -105V reverse polarity protection on SENSE
- 5µs fast UV/OV monitor for 24V/48V systems
- Integrated buffer (AOUT) for supply voltage measurement with enable and disable pin
- Fixed and programmable release time delay
- Fixed and programmable sense time delay
- Open-drain, active-low output: OUT A and OUT B

2 Applications

- Battery management unit
- DC/DC converter system
- · 2-wheeler and 3-wheeler traction drive
- Low-voltage battery system
- Traction inverter



3 Description

The TPS37100-Q1 and TPS37102-Q1 are 105V input voltage supervisors with low quiescent current (5uA), fast detection time, and an integrated buffer for supply voltage measurements. This family of devices can be connected directly to a 24V / 48V / 52V battery or voltage rail for continuous monitoring of over (OV) or under (UV) voltage conditions. Wide hysteresis voltage options are available to ignore false output deassertions that are be caused by battery voltage transients.

The TPS37100-Q1 and TPS37102-Q1 include two outputs (OUT A and OUT) that are used as separate OV and UV fault monitors enabling system to take different action based on the fault that occurs. Additionally, the AOUT pin provides a scaled down SENSE pin voltage output and is intended to be sampled by ADC for supply voltage measurements. The user can choose the scaling factor desired based on the orderable part selected. The TPS37102-Q1 comes with BIST which is implemented at start-up to verify device health as well as an optional latching feature on OUT A to help the system bring into a safe state when critical faults occurs.

Device Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM) (3)
TPS37100-Q1	SOT-23 (14) (DYY)	4.1mm × 1.9mm
TPS37102-Q1 (2)	SOT-23 (14) (DYY)	4.1mm × 1.9mm

(1) For package details, see the mechanical drawing addendum at the end of the data sheet.

(2) PRODUCT PREVIEW

(3) The package size (length × width) is a nominal value and includes pins, where applicable.








Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Device Comparison	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	
6.5 Electrical Characteristics	7
6.6 Switching Characteristics	
6.7 Timing Requirements	10
6.8 Timing Diagrams	
6.9 Typical Characteristics	
7 Detailed Description	14
7.1 Overview	14

7.2 Functional Block Diagram	14
7.3 Feature Description	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	
9.1 Receiving Notification of Documentation Upda	
9.2 Support Resources	
9.3 Trademarks	
9.4 Electrostatic Discharge Caution	
9.5 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	32



ADVANCE INFORMATION

4 Device Comparison

Device Naming Convention shows some of the device naming nomenclature of the TPS37100-Q1 and TPS37102-Q1. Not all device namings follow this nomenclature table. For a detailed breakdown of every device part number by features, thresholds, and analog out scale see Table 4-1 for more details. Contact TI sales representatives or on TI's E2E forum for detail and availability of other options.

Table 4-1. Device Threshold Table					
ORDERABLE PART NAME	FEATURES	OV / UV SETTINGS		ANALOG OUT SCALE	
PTPS37100Z91DDYYRQ1	Analog Out		CTS: Enabled CTR: Enabled	0.75	

- 1. Listed percentage denotes hysteresis tolerance, see Section 6.5 for more information
- 2. V_{ITN} or V_{ITP} threshold with ADJ denotes an adjustable voltage threshold set by an external resistor divider, see Section 7.3.2.1 for more information on how to set the threshold.






Figure 4-1. Device Naming Convention

- 1. Not all TPS37100-Q1 and TPS37102-Q1 devices can be decoded by this table. Refer to Table 4-1 for a decoding table by part number.
- 2. Adjustable (ADJ) internal threshold is 800mV.



5 Pin Configuration and Functions





TPS37102-Q1 (Top View) PRODUCT PREVIEW

PIN	TPS37100 -Q1	TPS37102 -Q1	1/0	DESCRIPTION
NAME	NO.	NO.	1/0	DESCRIPTION
VDD	1	1	I	Input Supply Voltage: Supply voltage pin. For noisy systems, bypass with a 0.1µF capacitor to GND.
SENSE	3	3	I	Sense Voltage: Connect this pin to the supply rail that must be monitored. See Section 7.3.2 for more details. Sensing Topology: Overvoltage (OV) or Undervoltage (UV) or Window (OV + UV)
OUT A	5	5	0	Output A 105V output: OUT A asserts varies on configuration as denoted by in Section 4. For window or OV only variants, OUT A asserts for overvoltage faults. For UV only variants, OUT A asserts for undervoltage faults. See Section 7.3.2 for more details on overvoltage and undervoltage behavior. The active low open-drain output requires an external pullup resistor. See Section 7.3.3 for more details on open-drain output. Output topology: Open-Drain Active-Low
OUT B	7	7	0	Output B 5.5V output: OUT B asserts varies on configuration as denoted by in Section 4. For window or UV only variants, OUT B asserts for undervoltage faults. For OV only variants, OUT B asserts for overvoltage faults. See Section 7.3.2 for more details on overvoltage and undervoltage behavior. The active low open-drain output requires an external pullup resistor. See Section 7.3.3 for more details on open-drain output. Output topology: Open-Drain Active-Low
BIST	-	8	ο	Built-In Self-Test: BIST asserts when a logic high input occurs on the BIST_EN pin, this initiates the internal BIST testing. BIST recovers after t_{BIST} to signify BIST completed successfully. BIST remains asserted for a time period longer than t_{BIST} if there is a failure during BIST. BIST active-low open-drain output requires an external pullup resistor. See Section 7.3.7 for more details.
GND	9	9	-	Ground. All GND pins must be electrically connected to the board ground.
AOUT	10	10	0	Analog Out: Output of AOUT is a scaled voltage from the SENSE pin. Devices with AEN pin can enable or disable Analog Out. Devices without AEN pin cannot disable Analog Out. A 0.1μ F is required at VOUT for output stability. See Section 7.3.6 for more details.

Copyright © 2024 Texas Instruments Incorporated



TPS37100-Q1, TPS37102-Q1 SNVSCN2 – SEPTEMBER 2024

Table 5-1. Pin Functions (continued)

PIN	TPS37100 -Q1	TPS37102 -Q1	- I/O	DESCRIPTION
NAME	NO.	NO.		DESCRIPTION
AEN	11	-	I	Analog Out Enable: Enables or disables the AOUT pin. A logic high input enables the AOUT. A logic low disables AOUT. AEN pin has an internal $100k\Omega$ pulldown resistor.
BIST_EN	-	11	I	Built-in Self-test Enable and Latch Clear: A logic high input must occur on the BIST_EN to initate BIST. For variants with latch enabled in the configuration as denoted by in Section 4, BIST_EN enables or disables a latch on OUT A. See Section 7.3.3.3 for more details.
CTR	12	12	-	Release Time Delay: User-programmable release time delay for CTR enabled outputs OUT A and OUT B. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. See Section 7.3.4 for more details.
CTS	13	13	-	SenseTime Delay: User-programmable sense time delay for for CTS enabled outputs OUT A and OUT B. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay when CTS is enabled. See Section 7.3.5 for more details.
NC	2, 4, 6, 8, 14	2, 4, 6, 14	-	NC stands for "No Connect." The pins are to be left floating.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (1)

		MIN	MAX	UNIT
Voltage	V _{DD} , V _{SENSE(ADJ)} , V _{OUT A}	-0.3	105	V
Voltage	V _{SENSE(Fixed)}	-105	105	V
Voltage	V _{AEN} , V _{CTS} , V _{CTR} , V _{OUT B}	-0.3	6	V
Voltage	V _{BIST} , V _{BIST_EN}	-0.3	6	V
Current	I _{OUT A} , I _{OUT B} , I _{BIST}		10	mA
Output Short-current ⁽²⁾	I _{AOUT}	Continuous		μΑ
Temperature	Operating junction temperature, T_{J}	-40	150	°C
Temperature	Operating ambient temperature, T _A	-40	125	°C
Temperature	Storage, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to ground.

6.2 ESD Ratings

			VALUE	UNIT	
	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V		
V(ESD)		Charged device model (CDM), per AEC Q100-011	±750	v	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Voltage	V _{DD}	3	105	V
Voltage	V _{SENSE(ADJ)} , V _{OUT A}	0	105	V
Voltage	V _{SENSE(FX)}	-105	105	V
Voltage	V _{AEN} , V _{CTS} , V _{CTR} , V _{OUT B}	0	5.5	V
Voltage	V _{BIST} , V _{BIST_EN}	0	5.5	V
Current	IOUT A, IOUT B, IBIST	0	±5	mA
TJ	Junction temperature (free air temperature)	-40	125	°C

6.4 Thermal Information

	TPS3710x-Q1		
	THERMAL METRIC ⁽¹⁾	DYY	UNIT
		14-PIN	
R _{θJA}	Junction-to-ambient thermal resistance	120.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	50.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	2.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	49.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

At $V_{DD(MIN)} \le V_{DD} \le V_{DD}$ (MAX), CTR = CTS = open, output OUT A and OUT B pull-up resistor with R_{PU} = 10k Ω and V_{PU} = 5.5V. The operating free-air temperature range T_A = -40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16V. V_{IT} refers to V_{ITP} . AOUT C_{Load} = 100nF and AOUT V_{OUT} = 2.5V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD						
V _{DD}	Supply Voltage		3		105	V
UVLO (1)	Undervoltage Lockout	V _{DD} Falling below V _{DD (MIN)}			2.6	V
UVLO(HYS) (1)	Undervoltage Lockout Hysteresis	V _{DD} Rising above V _{DD (MIN)}		400		mV
V _{POR}	Power on Reset Voltage ⁽²⁾ OUT_A	V _{OL(MAX)} = 300mV I _{OUT A(Sink)} = 15µA			1.4	V
V _{POR}	Power on Reset Voltage ⁽²⁾ OUT_B	V _{OL(MAX)} = 300mV I _{OUT B (Sink)} = 15μA			1.4	V
I _{DD}	Supply current into VDD pin	$V_{DD (MIN)} \le V_{DD} \le V_{DD (MAX)}$ Analog out = disabled		5	13	μA
I _{DD}	Supply current into VDD pin	$V_{DD (MIN)} \le V_{DD} \le V_{DD} (MAX)$ Analog out = enabled $I_{AOUT} = 0\mu A$		9	18	μA
SENSE (Inpu	t)					
I _{SENSE}	Input current	V _{IT} = 800mV			250	nA
I _{SENSE}	Input current	V _{IT} = 3 V to 105 V		1.5	8	μA
V	Input Threshold Negative	V _{ITN} = 3V to 105V	-1.1		1.1	%
V _{ITN}	(Undervoltage)	V _{ITN} = 800mV	-0.8		0.8	%
V	Input Threshold Positive	V _{ITP} = 3V to 105V	-1.1		1.1	%
V _{ITP}	(Overvoltage)	V _{ITP} = 800mV	-0.8		0.8	%
V _{HYS}	Hysteresis Accuracy ⁽³⁾	V _{HYS} Range = 1%	0.8	1	1.2	%
V _{HYS}	Hysteresis Accuracy ⁽³⁾	V _{HYS} Range = 2%	1.5	2	2.5	%
V _{HYS}	Hysteresis Accuracy ⁽³⁾	V _{HYS} Range = 5%	4.5	5	6	%
V _{HYS}	Hysteresis Accuracy ⁽³⁾	V _{HYS} Range = 10%	9	10	11	%
OUT A and C	UT B (Output)		·			
L	Open-Drain leakage	V _{OUT A} = 5.5V V _{ITN} < V _{SENSE} < V _{ITP}			900	nA
I _{lkg(OUT A)}		V _{OUT A} = 105V V _{ITN} < V _{SENSE} < V _{ITP}			900	nA
V _{OL(OUT A)}	Low level output voltage	$3V \le VDD \le 105V$ $I_{OUT A} = 2.7 \text{ mA}$			350	mV
I _{lkg(OUT B)}	Open-Drain leakage	V _{OUT B} = 5.5V V _{ITN} < V _{SENSE} < V _{ITP}			300	nA
V _{OL(OUT B)}	Low level output voltage	3V ≤ VDD ≤ 105V I _{OUT B} = 5 mA			300	mV

6.5 Electrical Characteristics (continued)

At $V_{DD(MIN)} \le V_{DD} \le V_{DD}$ (MAX), CTR = CTS = open, output OUT A and OUT B pull-up resistor with R_{PU} = 10k Ω and V_{PU} = 5.5V. The operating free-air temperature range T_A = -40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16V. V_{IT} refers to V_{ITN} or V_{ITP} . AOUT C_{Load} = 100nF and AOUT V_{OUT} = 2.5V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Capacitor Ti	ming (CTS, CTR)					
R _{CTR}	Internal resistance (CTR)		2880	3600	4320	Kohm
R _{CTS}	Internal resistance (CTS)		2880	3600	4320	Kohm
nalog Out		1			1	
Cout	Output buffer capacitor for stability	ESR = 5m to 20m Ohm	0.07	0.1	0.13	μF
OUT	Output buffer current, sink & source		-20		+20	μA
SC	Short circuit current.			450		μA
lew Rate	Slew Rate for current			50		mA/ms
IL_EN					500	mV
 /IH_EN			1300			mV
′см	Vout Range	$V_{DD} + V_{DO} < 5V$	0.35		V _{DD} -V _{DO}	V
СМ	Vout Range	VDD + VDO ≥ 5V	0.35		5	V
/ _{DO}	Voltage dropout	I _{AOUT} = 0μA			0.41	V
/ _{DO}	Voltage dropout	$I_{AOUT} = 20\mu A$			0.41	V
	Accuracy 25°C	$I_{AOUT} = 0\mu A$, $T_A = 25^{\circ}C$ Analog Out Scale = 0.75, 8 to 58	-0.2		0.2	%
	Accuracy over Temp	$\begin{split} I_{AOUT} &= 0 \mu A, \ T_A = -40^\circ C \ to \\ 125^\circ C \\ Analog \ Out \ Scale = 8 \ to \ 58 \\ 3V &> V_{AOUT} > 0.5V \end{split}$	-1		1	%
	Accuracy over Temp	$I_{AOUT} = 0\mu A$, $T_A = -40^{\circ}C$ to 125°C Analog Out Scale = 8 to 58 0.5V > V _{AOUT}	-2		2	%
	Accuracy over Temp	$I_{AOUT} = 0\mu A, T_A = -40^{\circ}C \text{ to}$ $125^{\circ}C$ Analog Out Scale = 0.75 $3V > V_{OUT} > 0.5V$	-1		1	%
	Accuracy over Temp	$I_{AOUT} = 0\mu A$, $T_A = -40^{\circ}C$ to 125°C Analog Out Scale = 0.75 0.5V > V _{AOUT}	-2		2	%
	Line Regulation	VDD = 3V to 105V	-0.1		0.1	%
	Load Regulation (source)	Iload = 0µA to 20µA			0.01	%/µA
	Load Regulation (sink)	I _{AOUT} = 0μA to -20μA			0.01	%/µA
	Turn-on (EN) TimeIAOUT = 0µA, Vout = Sense with scaling within 0.7%			5.1		ms
	Response time	V _{AOUT} < 0.7% accuracy, 90% of input to 0.7% accuracy of output		5		ms
lkg(BIST_OD)	Open-Drain leakage	V _{BIST} = 5.5V V _{ITN} < V _{SENSE} < V _{ITP}			300	nA
V _{BIST_OL}	Low level output voltage	$3V \le VDD \le 105V$ $I_{BIST (Sink)} = 5mA$			300	mV
V _{BIST_EN}	BIST_EN pin logic low input				500	mV



6.5 Electrical Characteristics (continued)

At $V_{DD(MIN)} \le V_{DD} \le V_{DD}$ (MAX), CTR = CTS = open, output OUT A and OUT B pull-up resistor with R_{PU} = 10k Ω and V_{PU} = 5.5V. The operating free-air temperature range T_A = -40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16V. V_{IT} refers to V_{ITP} . AOUT C_{Load} = 100nF and AOUT V_{OUT} = 2.5V.

			Eoud	001			
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BIST_EN}	BIST_EN pin logic high inp	put		1300			mV

(1) When V_{DD} voltage falls below UVLO, OUT A and OUT B are asserted until V_{POR}. V_{DD} slew rate \leq 1V / µs

(2) V_{POR} is the minimum V_{DD} voltage for a controlled output state. Below VPOR, the output cannot be determined. V_{DD} dv/dt $\leq 1V/\mu s$

(3) Hysteresis is with respect to V_{ITP} and V_{ITN} voltage threshold. V_{ITP} has negative hysteresis and V_{ITN} has positive hysteresis.

6.6 Switching Characteristics

At $V_{DD(MIN)} \le V_{DD} \le V_{DD}$ (MAX), CTR = CTS = open, output OUT A and OUT B pull-up resistor with R_{PU} = 10k Ω and V_{PU} = 5.5V. The operating free-air temperature range T_A = -40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16V. V_{IT} refers to V_{ITN} or V_{ITP} . AOUT C_{Load} = 100nF and AOUT V_{OUT} = 2.5V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Common s	witching parameters					
t _{CTR(OUT A)}	Release time delay (CTR) ⁽¹⁾	V _{IT} = 3V to 100V C _{CTR} = Open 20% Overdrive from Hysteresis		500		μs
t _{CTR(OUT A)}	Release time delay (CTR) ⁽¹⁾	V _{IT} = 800mV C _{CTR} = Open 20% Overdrive from Hysteresis		500		μs
t _{CTR(OUT B)}	Release time delay (CTR) ⁽¹⁾	V _{IT} = 3V to 100V C _{CTR} = Open 20% Overdrive from Hysteresis		500		μs
t _{CTR(OUT B)}	Release time delay (CTR) ⁽¹⁾	V _{IT} = 3V to 100V C _{CTR} = Open 20% Overdrive from Hysteresis		500		μs
t _{CTS}	Sense time delay ⁽²⁾	V _{ITP} = 800mV CTS = Disabled 20% Overdrive from V _{IT}			3	μs
t _{CTS}	Sense time delay ⁽²⁾	V _{ITN} = 800mV CTS = Disabled 20% Overdrive from V _{IT}			5	μs
t _{CTS}	Sense time delay ⁽²⁾	V _{ITP} = 3V to 100V CTS = Disabled 20% Overdrive from V _{IT}		6	10	μs
t _{CTS}	Sense time delay ⁽²⁾	V _{ITN} = 3V to 100V CTS = Disabled 20% Overdrive from V _{IT}		6	10	μs
+	Sense time delay	V_{IT} = 3V to 100V C_{CTS} = Open = 20pF 20% Overdrive from V _{IT}		75	120	μs
t _{CTS}	(CTS) ⁽²⁾	$V_{IT} = 800mV$ $C_{CTS} = Open = 20pF$ 20% Overdrive from V_{IT}		75	100	μs
t _{SD}	Startup Delay ⁽³⁾	C _{CTR} = Open		1		ms
t _{BIST}	Test time for BIST				2.5	ms

(1) CTR Release detect time delay:

Overvoltage active-LOW output is measure from $V_{ITP - HYS}$ to V_{OH}

Undervoltage active-LOW output is measure from V_{ITN + HYS} to V_{OH}

(2) CTS Sense detect time delay:

Active-low output is measure from V_{IT} to V_{OL} (or V_{Pullup})

(3) During the power-on sequence, VDD must be at or above $V_{DD (MIN)}$ for at least t_{SD} before the output is in the correct state based on V_{SENSE} .

6.7 Timing Requirements


At $V_{DD(MIN)} \le V_{DD} \le V_{DD (MAX)}$, CTR = CTS = open, output OUT A and OUT B pull-up resistor with R_{PU} = 10k Ω and V_{PU} = 5.5V. The operating free-air temperature range T_A = -40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16V. V_{IT} refers to V_{ITN} or V_{ITP} . AOUT C_{Load} = 100nF and AOUT V_{OUT} = 2.5V.

	PARAMETER	MIN	TYP	MAX	UNIT			
Common timing parameters								
t _{GI_SNS}	Sense Glitch ⁽¹⁾	10% overdrive, Fixed threshold, CTS = Disabled		1.2		μs		
t _{GI_SNS}	Sense Glitch ⁽¹⁾	10% overdrive, Fixed threshold, CTS = Enabled, CTS = 20pF		65		μs		

(1) Overdrive % = [(V_{SENSE}/V_{IT}) - 1] × 100%, V_{IT} refers to either V_{ITN} or V_{ITP}



6.8 Timing Diagrams




A. OUT A and OUT B pins are connected via external pull-up resistors to pullup voltages.

B. Be advised that Figure 6-1 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTR}) time.

Figure 6-1. SENSE Undervoltage (UV) Timing Diagram



TEXAS INSTRUMENTS www.ti.com



A. OUT A and OUT B pins are connected via external pull-up resistors to pullup voltages.


B. Be advised that Figure 6-2 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTR}) time.

Figure 6-2. SENSE Overvoltage (OV) Timing Diagram



ADVANCE INFORMATION

6.9 Typical Characteristics



Typical characteristics show the typical performance of the TPS37100-Q1 device. Test conditions are $T_A = 25^{\circ}C$, $R_{PU} = 10k\Omega$, $C_{Load} = 10pF$, AOUT $C_{Load} = 100nF$ and AOUT $V_{OUT} = 2.5V$, unless otherwise noted. V_{IT} refers to V_{ITN} or V_{ITP} .



7 Detailed Description

7.1 Overview

The TPS3710x-Q1 is a family of high voltage and low quiescent current voltage supervisors with overvoltage and undervoltage threshold voltage, delay timings, Built-In Self-Test (TPS37102-Q1 only), and AOUT. The TPS3710x-Q1 over and undervoltage thresholds are device specific and are offered in either adjustable thresholds or fixed thresholds. The adjustable threshold option uses an external resistor ladder to make a voltage divider on SENSE pin which uses the internal 800mV threshold to trigger overvoltage and/or undervoltage faults. The benefit of using an adjustable option with external resistors is the faster reaction speed compared to a fixed internal threshold variant. The TPS3710x-Q1 fixed threshold option utilizes an integrated voltage divider to eliminate the need for external resistors and provides a lower total current consumption.

VDD, SENSE, and OUT A pins can support 105V continuous operation. SENSE has -105V reverse polarity protection for fixed threshold options only. VDD, SENSE, OUT A, and OUT B pins are voltage level independent of each other. Fixed and programmable sense and release time delay options are available to avoid false assertion and false deassertions.

The AOUT pins provides a scaled output voltage from the SENSE for both fixed and adjustable options. The AOUT pin is intended to be sampled with an ADC for supply voltage measurements. The AOUT and supervisor combination simplifies high voltage rail monitoring for low voltage ADCs.

7.2 Functional Block Diagram




Figure 7-1. Fixed Threshold Functional Block Diagram






Figure 7-2. Adjustable Threshold Functional Block Diagram



7.3 Feature Description

7.3.1 Input Voltage (VDD)

VDD operating voltage ranges from 3V to 105V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 0.1μ F capacitor between the VDD and GND.

VDD needs to be at or above $V_{DD(MIN)}$ for at least the start-up time delay (t_{SD}) for the device to be fully functional.

VDD voltage is independent of V_{SENSE} , $V_{OUT A}$, and $V_{OUT B}$, meaning that VDD can be higher or lower than the other pins.

7.3.1.1 Undervoltage Lockout (V_{POR} < V_{DD} < UVLO)

When the voltage on V_{DD} is less than the UVLO voltage, but greater than the power-on reset voltage (V_{POR}), the OUT A, OUT B, and BIST pins are asserted, regardless of the voltage at SENSE pin.

7.3.1.2 Power-On Reset (V_{DD} < V_{POR})

When the voltage on VDD is lower than the power-on reset voltage (V_{POR}), the output signal is undefined and is not to be relied upon for proper device function.



7.3.2 SENSE

The SENSE pin connects to the supply rail that is to be monitored. The sense pin on each device is configured to monitor either overvoltage (OV), undervoltage (UV), or window (OV and UV) conditions. TPS3710x-Q1 device offers built-in hysteresis that provides noise immunity and maintains stable operation.

Although not required in most cases, designers can use either t_{CTS} or place a 10nF to 100nF bypass capacitor at the SENSE input to reduce sensitivity to transient voltages on the monitored signal. SENSE can be connected directly to VDD pin.

7.3.2.1 Adjustable Voltage Thresholds

Figure 7-3 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. Adjustable voltage threshold variants bypass the internal resistor ladder.

For example, consider a 48V rail, V_{MON}, being monitored for undervoltage (UV) only using of the TPS37100Z91DDYYRQ1 variant, as shown in Figure 7-3. The monitored UV threshold, denoted as V_{MON-}, is the desired voltage where the device asserts the reset. For this example V_{MON-} = 40V. To assert an undervoltage reset the voltage at the sense pin, V_{SENSE}, needs to be equal or lower to the input threshold positive, V_{ITN}. For this example variant V_{SENSE} = V_{ITN} = 0.8V. Using R₁ and R₂ the correlation between V_{MON-} and V_{SENSE} can be seen in Equation 1. Assuming R₂ = 2kΩ, and R₁ can be calculated as R₁ = 98kΩ.

$$V_{\text{SENSE}} = V_{\text{MON-}} \times (R_2 \div (R_1 + R_2))$$

The TPS37100Z91DDYYRQ1 comes with variant specific 1% voltage threshold hysteresis. For the reset signal to become deasserted, V_{MON} must go above $V_{ITN} + V_{HYS}$. For this example variant a 1% voltage threshold hysteresis was selected. Therefore, V_{MON} equals 40.4V when the reset signal becomes deasserted.




Figure 7-3. Adjustable Voltage Threshold with External Resistor Dividers


7.3.2.2 SENSE Hysteresis

TPS3710x-Q1 device offers built-in hysteresis around the UV and OV thresholds to avoid erroneous OUT A and OUT B deassertions. The hysteresis is opposite to the threshold voltage; for overvoltage options the hysteresis is subtracted from the positive threshold (V_{ITP}), for undervoltage options hysteresis is added to the negative threshold (V_{ITP}). Figure 7-4 and Figure 7-5 highlight the OUT A and OUT B behavior based on a window variant.

(1)







Copyright © 2024 Texas Instruments Incorporated

	TARGET		
ADJUSTABLE THRESHOLD	TOPOLOGY	RELEASE VOLTAGE (V)	DEVICE HYSTERESIS OPTION
800mV	Overvoltage	792mV	-1%
800mV	Overvoltage	784mV	-2%
800mV	Overvoltage	760mV	-5%
800mV	Overvoltage	720mV	-10%
800mV	Undervoltage	808mV	1%
800mV	Undervoltage	816mV	2%
800mV	Undervoltage	840mV	5%
800mV	Undervoltage	880mV	10%

Table 7-1. Common Adjustable Threshold Hysteresis Lookup Table

Table 7-1 shows a sample of hysteresis for the 800mV adjustable variant of TPS3710x-Q1.

Knowing the amount of hysteresis voltage, the release voltage for the undervoltage (UV) channel is ($V_{ITN} + V_{HYS}$) and for the overvoltage (OV) channel is ($V_{ITP} - V_{HYS}$).

Undervoltage (UV)

V_{ITN} = 800mV

Voltage Hysteresis (V_{HYS}) = 2% = 16mV

Release Voltage = $V_{ITN} + V_{HYS} = 816mV$

Overvoltage (OV)

 $V_{ITP} = 800 mV$

Voltage Hysteresis (V_{HYS}) = 2% = 16mV

Release Voltage = $V_{ITP} - V_{HYS} = 784 \text{mV}$

7.3.2.3 Reverse Polarity Protection

SENSE has -105V reverse polarity protection for fixed threshold options only. Adjustable threshold option does not have reverse polarity protection.



7.3.3 Output Logic Configurations

TPS3710x-Q1 is a single channel device that has a single input SENSE pin with dual outputs, OUT A and OUT B pins. The OUT A and OUT B pins are available only with open-drain active-low topology.

7.3.3.1 Open-Drain

The open-drain output pins require an external pull-up resistor to hold the voltage high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels.

To select the right pull-up resistor, consider system V_{OH} and the Open-Drain Leakage Current (I_{lkg}) provided in the electrical characteristics, high resistors values have a higher voltage drop affecting the output voltage high. The open-drain outputs can be connected as a wired-AND logic with other open-drain signals such as another TPS3710x-Q1 open-drain output pin.

7.3.3.2 Active-Low (OUT A and OUT B)

OUT A and OUT B (active low) remain high voltage (V_{OH} , deasserted) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO.

For window variants, to assert the OUT A or OUT B the sense pins needs to meet one of the conditions below:

- For OUT A, the SENSE voltage need to cross the upper boundary (V_{ITP}).
- For OUT B, the SENSE voltage needs to cross the lower boundary (V_{ITN}).

For UV only variants, to assert the OUT A or OUT B the sense pins needs to meet the condition below:


For OUT A and OUT B, the SENSE voltage need to cross the lower boundary (V_{ITN}).

For OV only variants, to assert the OUT A or OUT B the sense pins needs to meet the condition below:

For OUT A and OUT B, the SENSE voltage needs to cross the upper boundary (V_{ITP}).

7.3.3.3 Latching

The TPS37102-Q1 comes with the optional output latching feature for overvoltage only, check the Section 4 to verify variant specific latch functionality. When using a variant with latch enabled ($V_{BIST_EN} < 0.5V$), whenever an overvoltage fault occurs OUT A asserts and goes low and remains low until cleared by a logic high input ($V_{BIST_EN} > 1.3V$) on the BIST_EN pin. If the SENSE pin is in a safe region and latch is disabled, the OUT A deasserts after a delay. This delay is dependent on BIST and CTR timing. See Section 6.7 for more details. While $V_{BIST_EN} > 1.3V$, the device is in latch disabled mode and the OUT A does not latch for OV faults. While $V_{BIST_EN} < 0.5V$, latch mode is enabled.







7.3.4 User-Programmable Release Time Delay

TPS3710x-Q1 has adjustable release time delay with external capacitors.

- A capacitor on CTR programs the deassertion release time of the output.
- No capacitor on this pin gives the fastest release time indicated by t_{CTR} in Section 6.6.
- Certain variants use a fixed internal time delay. check the Table 4-1 to verify variant specific timing.

7.3.4.1 Deassertion Time Delay Configuration

Capacitor release time delay (t_{CTR}) occurs when the OUT A and OUT B transitioning from a fault state (V_{OL}) to a non-fault state (V_{OH}). The time delay (t_{CTR}) can be programmed by connecting a capacitor between CTR pin and GND. For situations with a fault on SENSE after OUT A and OUT B recovers, the TPS3710x-Q1 makes sure that the CTR capacitor is fully discharged before starting the recovery sequence. This makes sure that the programmed CTR time is maintained for consecutive faults.

The relationship between external capacitor $C_{CTR EXT (typ)}$ and the time delay $t_{CTR (typ)}$ is given by Equation 2.

 $R_{CTR (typ)}$ = is in mega ohms (M Ω)

 $C_{CTR EXT (typ)}$ = is given in microfarads (µF)

 $t_{CTR(typ)}$ = is given in seconds (s)

The release delay time varies according to three variables: the external capacitor (C_{CTR_EXT}), CTR pin internal resistance (R_{CTR}) provided in Section 6.5, and the constant (t_{CTR} ($_{CTR}$ = $_{open}$)) provided in Section 6.7. The minimum and maximum variance due to the constant is show in Equation 3 and Equation 4:

$$t_{\text{CTR (min)}} = R_{\text{CTR (min)}} \times C_{\text{CTR}_{\text{EXT (min)}}} + t_{\text{CTR (CTR = open)}} \times 10^{-6}$$

$$t_{\text{CTR (max)}} = R_{\text{CTR (max)}} \times C_{\text{CTR}_{\text{EXT (max)}}} + t_{\text{CTR (CTR = open)}} \times 10^{-6}$$
(4)

There is no limit to the capacitor on CTR pin. Having a too large of a capacitor value can cause very slow charge up (rise times) due to capacitor leakage and system noise can cause the internal circuit to hold OUT A or OUT B active.

* Leakages on the capacitor can affect accuracy of release time delay.

(2)



7.3.5 User-Programmable Sense Delay

TPS3710x-Q1 has adjustable sense release time delay with external capacitors.

- A capacitor on CTS programs the sense time delay of the input.
- When T_{CTS} is enabled, no capacitor on this pin gives the fastest sense delay time indicated by t_{CTS} in Section 6.7.
- Certain TPS3710x-Q1 variants comes with an optional fixed internal time delay that disables the CTS pin and offers the fastest detection time (5µs). Check the Section 4 to verify variant specific functionality.

7.3.5.1 Sense Time Delay Configuration

SENSE time delay (t_{CTS}) is the minimum length of time required to count a fault on the SENSE pin as a valid fault and assert OUT A and OUT B. The time delay (t_{CTS}) can be programmed by connecting a capacitor between CTS pin and GND.

The relationship between external capacitor $C_{CTS EXT (typ)}$ and the time delay $t_{CTS (typ)}$ is given by Equation 5.

$$t_{\text{CTS (typ)}} = R_{\text{CTS (typ)}} \times C_{\text{CTS EXT (typ)}} + t_{\text{CTS (CTS = Open)}} \times 10^{-6}$$
(5)

 $R_{CTS (typ)}$ = is in mega ohms (M Ω)

 $C_{\text{CTS EXT (typ)}}$ = is given in microfarads (µF)

 $t_{CTS (typ)}$ = is given in seconds (s)

The sense delay varies according to three variables: the external capacitor (C_{CTS_EXT}), CTS pin internal resistance (R_{CTS}) provided in Section 6.5, and the constant ($t_{CTS (CTS = Open)}$) provided in Section 6.5. The minimum and maximum variance due to the constant is show in Equation 6 and Equation 7:

$$t_{\text{CTS (min)}} = R_{\text{CTS (min)}} \times C_{\text{CTS}_\text{EXT (min)}} + t_{\text{CTS (CTS = Open)}} \times 10^{-6}$$
(6)

$$t_{\text{CTS}(\text{max})} = R_{\text{CTS}(\text{max})} \times C_{\text{CTS}_{\text{EXT}(\text{max})}} + t_{\text{CTS}(\text{CTS} = \text{Open})} \times 10^{-6}$$
(7)

The recommended maximum sense delay capacitor for the TPS3710x-Q1 is 10μ F as this makes sure there is enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the internal circuit to trip unpredictably. This leads to a variation in time delay where the delay accuracy can be worse in the presence of system noise.

* Leakages on the capacitor can affect accuracy of sense time delay.

7.3.6 Analog Out

The TPS3710x-Q1 family contains one buffer for supply voltage measurements. The integrated buffer outputs a voltage on the AOUT pin that is representative on the SENSE pin input voltage. The AOUT pin paired with an ADC can be used to directly measure the voltage on the SENSE pin. The AOUT simplifies the need for an external discrete network of resistors, capacitors, and FETs to measure a high voltage rail with a low voltage ADC.

The AOUT voltage is dependent on the analog out scale factor. The analog out scale factor can be found in Table 4-1.


AOUT = SENSE / Analog Out Scale

(8)

The AOUT pin requires a 0.1μ F capacitor for stability. Place the stability capacitor as close as possible to the pin. TI recommends to use a stability capacitor on AOUT even if the feature is not in use.

The AOUT can also be enabled or disabled using AEN on certain variants. When AEN > 1.3V the AOUT is enabled. When the AEN < 0.5V the AOUT is disabled. The AEN has a $100k\Omega$ pull-down resistor which sets the default behavior as disabled. AOUT is always enabled for variants without AEN pin.









7.3.7 Built-in Self-Test

The BIST feature is only in TPS37102-Q1 option only. TPS37100 does not have BIST.


The BIST sequence of internal tests verifies the health of the internal signal chain of the device by checking for faults on the internal comparators on the SENSE pin, bandgap voltage, and the OUT A and OUT B outputs.


The TPS37102-Q1 has a Built-In Self-Test (BIST) feature that runs diagnostics internally in the device to monitor the health of the device. During power-up BIST is initiated automatically after crossing $V_{DD(min)}$. During BIST the BIST pin and OUT A and OUT B output asserts low and deasserts if the BIST test completes successfully indicating no internal faults in the device. The length of the BIST and BIST assertion is specified by t_{BIST}. If BIST is not successful, the BIST pin stays asserted low signifying an internal fault. The OUT A and OUT B output asserts on BIST failure. During BIST, the device is not monitoring the SENSE pin for faults and the OUT A and OUT A and OUT B is not dependent on the SENSE pin voltage.

After a successful power-up sequence, BIST can be initiated any time with a rising edge input ($V_{BIST_EN} > 1.3V$) on the BIST_EN pin. BIST initiates and the BIST pin asserts only if the SENSE pin is not in a overvoltage or undervoltage fault mode.

7.3.7.1 Latching

The TPS37102-Q1 comes with the optional output reset latching feature for the window (OV & UV) and OV only variants, check the Table 4-1 to verify variant specific latch functionality. When using a variant with latch, latch is enabled when enabled $V_{BIST_{EN}} < 0.5V$. The BIST_EN pin has an internal pull-down resistor to GND which enables latch at startup. When latch is enabled, whenever an OV fault occurs OUT A asserts and goes low and remains low until cleared. To clear latch, $V_{BIST_{EN}} > 1.3V$ and SENSE < V_{ITP} , then latch is disabled and OUT A deasserts after a delay. This delay is dependent on BIST and CTR timing. While $V_{BIST_{EN}} > 1.3V$, the device is in latch disabled mode and OUT A does not latch for OV event on the SENSE pin. While the device is in latch disabled mode OUT A asserts for OV faults.







8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The following sections describe in detail how to properly use this device. As this device has many applications and setups, there are many situations that this datasheet can not characterize in detail and vary from these applications depending on the requirements of the final application

8.2 Typical Application

8.2.1 Design 1: Off-Battery Monitoring

This application is intended for the initial power stage in applications with the 48V batteries. Variation of the battery voltage is common between 40V and 55V. Furthermore, load transients can cause voltage spikes up to 100V. In this design example, we are highlighting the ability for low power, direct off-battery voltage supervision with capabilities to handle 100V transients.

Figure 8-1 illustrates an example of how the TPS37100 Q1 is monitoring the battery voltage while being powered by the same rail.




Figure 8-1. TPS37100-Q1 Overvoltage Supervisor with Direct Off-Battery Monitoring



8.2.1.1 Design Requirements

This design requires voltage supervision on a 48V battery voltage rail with possibility of the 48V battery rail rising up as high as 100V. The undervoltage fault occurs when the power supply voltage drops below 40V.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Power Rail Voltage Supervision	Monitor 48V power supply for undervoltage condition, trigger a undervoltage fault at 40V.	TPS37100-Q1 provides undervoltage monitoring up to 100V.
Maximum Input Power	Operate with power supply input up to 100V.	The TPS37100-Q1 VDD, SENSE, OUT A pin can support a VDD of up to 105V.
Output logic voltage	Open-Drain Output Topology	OUT A and OUT B are both open-drain outputs.
Maximum system current consumption	1mA max when power supply is at 48V typical	TPS37100-Q1 allows for I_Q to remain low with support of up to 100V. The Adjustable variant does require external resistors which increases the power consumption. A fixed threshold variant does not require external resistors which decreases the power consumption.
Always on monitor	Maximum voltage monitor accuracy of 1.5%.	The TPS37100-Q1 has 0.8% maximum voltage monitor accuracy.
Feature	ADC monitoring for telemetry	The TPS37100-Q1 has a AOUT pin that can be sampled by an ADC for voltage telemetry.

8.2.1.2 Detailed Design Procedure

The primary advantage of this application is being able to directly monitor a voltage on an automotive battery with the SENSE input.

Voltage rail monitoring is done by connecting the SENSE input to a external resistor ladder then to the battery rail. The TPS37100-Q1 that is being used in this example is an adjustable voltage variant where the monitored threshold voltage has to be set externally. Word of caution, the TVS protection diodes must be chosen such that the transient voltages on the monitored rails do not exceed the absolute max limit listed in Section 6.1. Adjustable threshold variants do not offer reverse polarity protection on the SENSE pin.

To use this configuration, the specific voltage threshold variation of the device must be chosen according to the application. In this configuration, the TPS37100Z91DDYYRQ1 is used and has the parameters and features listed in Table 4-1.

The 40V undervoltage threshold is set by R1 and R2. Assuming $R_2 = 2k\Omega$, and R_1 can be calculated as $R_1 = 98k\Omega$.

The AOUT pin requires a 0.1μ F stability capacitor. When operating at 48V the AOUT = 1.6V which pairs well with a 3 or 3.3V ADC of a MCU.

OUT A and OUT B can be connected to different loads. Example, OUT A be connected to the the enable of a wide VIN DC/DC converter while OUT B can be connected to a MCU GPIO.



8.2.1.3 Application Curves




Figure 8-2. TPS37100 waveform



8.3 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 3V (V_{POR}) to 105V (maximum operation). Good analog design practice recommends placing a minimum 0.1µF ceramic capacitor as near as possible to the VDD pin.

8.3.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum continuous allowable power dissipation for the device in a given package can be calculated using Equation 9:

$$P_{D-MAX} = \left(\left(T_{J-MAX} - T_A \right) / R_{\theta JA} \right)$$
(9)

The actual power being dissipated in the device can be represented by Equation 10:

$$P_{D} = V_{DD} \times I_{DD} + P_{OUTA} + P_{OUTB}$$
(10)

 $P_{OUT\,A}$ and $P_{OUT\,B}$ are calculated by Equation 11 or Equation 12

$$P_{OUT A} = V_{OUT A} \times I_{OUT A}$$
(11)

$$P_{OUTB} = V_{OUT B} \times I_{OUT B}$$
(12)

Equation 9 and Equation 10 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations must be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (P_D) and/or excellent package thermal resistance (R_{θ JA}) is present, the maximum ambient temperature (T_{A-MAX}) can be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature (T_{A-MAX}) have to be de-rated. T_{A-MAX} is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125^{\circ}$ C), the maximum allowable power dissipation in the device package in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application ($R_{\theta JA}$), as given by Equation 13:

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX}))$$

8.4 Layout

8.4.1 Layout Guidelines

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a greater than 0.1µF ceramic capacitor as near as possible to the VDD pin.
- To further improve the noise immunity on the SENSE pins, either use the CTS feature with a 100pF capacitor or place a 10nF to 100nF capacitor on the SENSE pin.
- If a capacitor is used on CTS or CTR, place these components as close as possible to the respective pins. If the capacitor adjustable pins are left unconnected, make sure to minimize the amount of parasitic capacitance on the pins to less than 20pF as this affects the delay of CTS and CTR.
- To further improve the noise immunity on the SENSE pins, either use the CTS feature with a 100pF capacitor or place a 10nF to 100nF capacitor on the SENSE pin.
- Place the AOUT stability capacitor as close as possible to the pin.
- For the open-drain outputs, place the pull-up resistors on OUT A, OUT B, and BIST as close to the pin as possible.


(13)



- When laying out metal traces, separate high voltage traces from low voltage traces as much as possible. If high and low voltage traces need to run close by, spacing between traces must be greater than 20mils (0.5mm).
- Do not have high voltage metal pads or traces closer than 20mils (0.5mm) to the low voltage metal pads or traces.

8.4.2 Layout Example


The layout example in Figure 8-3 shows how the TPS37100-Q1 is laid out on a printed circuit board (PCB) with user-defined delays.



• Vias used to connect pins for application-specific connections

Figure 8-3. TPS37100-Q1 Recommended Layout





• Vias used to connect pins for application-specific connections

Figure 8-4. TPS37102-Q1 Recommended Layout



8.4.3 Creepage Distance

Per IEC 60664 Creepage is the shortest distance between two conductive parts or as shown in Figure 8-5 the distance between high voltage conductive parts and grounded parts, the floating conductive part is ignored and subtracted from the total distance.




Figure 8-5. Creepage Distance

Figure 8-5 details

- A = Left pins (high voltage)
- B = Central pad (conductive not internally connected, can be left floating or connected to GND)
- C = Right pins (low voltages)
- Creepage distance = a + b



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
September 2024	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PPS37100Z91DDYYRQ1	ACTIVE	SOT-23-THIN	DYY	14	3000	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DYY0014A

PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



- IOTES.
- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AB




DYY0014A

EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DYY0014A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated