

# 250mA, Low Quiescent Current, Ultra-Low Noise, High PSRR Low-Dropout Linear Regulator

### FEATURES

- 250mA Low Dropout Regulator with EN
- Low I<sub>ο</sub>: 44μA
- **Multiple Output Voltage Versions Available:** 
  - Fixed Outputs of 1.0V to 4.3V Using Innovative Factory EEPROM Programming Adjustable Outputs from 1.25V to 6.2V
- High PSRR: 60dB at 1kHz
- Ultra-low Noise: 28µV<sub>RMS</sub> .
- Fast Start-Up Time: 45µs
- Stable with a Low-ESR, 2.0µF Typical Output Capacitance
- **Excellent Load/Line Transient Response**
- 2% Overall Accuracy (Load/Line/Temp)
- Very Low Dropout: 125mV at 250mA
- ThinSOT-23, 2mm × 2mm SON-6, and 3mm x 3mm SON-8 Packages

### DESCRIPTION

The TPS734xx family of low-dropout (LDO), low-power linear regulators offers excellent ac performance with very low ground current. High power-supply rejection ratio (PSRR), low noise, fast start-up, and excellent line and load transient response are provided while consuming a very low 44µA (typical) ground current. The TPS734xx is stable with ceramic capacitors and uses an advanced BiCMOS fabrication process to yield a typical dropout voltage of 125mV at 250mA output. The TPS734xx uses a precision voltage reference and feedback loop to achieve overall accuracy of 2% over all load, line, process, and temperature variations. It is fully specified from  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$  and is offered in low-profile ThinSOT-23, 2mm × 2mm SON, and 3mm x 3mm SON packages that are ideal for wireless handsets, printers, and WLAN cards.

### APPLICATIONS

- WiFi, WiMax
- Printers
- **Cellular Phones, SmartPhones**
- Handheld Organizers, PDAs



厶

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



#### SBVS089F-DECEMBER 2007-REVISED FEBRUARY 2009

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
TPS734 <b>xx<i>yyyz</i></b>	<ul> <li>XX is nominal output voltage (for example, 28 = 2.8V, 285 = 2.85V, 01 = Adjustable).</li> <li>YYY is package designator.</li> <li>Z is package quantity.</li> </ul>

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Output voltages from 1.0V to 3.6V in 50mV increments are available through the use of innovative factory EEPROM programming; minimum order quantities may apply. Contact factory for details and availability.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating temperature range (unless otherwise noted).

PARAMETER	TPS734xx	UNIT		
V <sub>IN</sub> range	-0.3 to +7.0	V		
V <sub>EN</sub> range	–0.3 to V <sub>IN</sub> +0.3	V		
V <sub>OUT</sub> range	–0.3 to V <sub>IN</sub> +0.3	V		
V <sub>FB</sub> range	–0.3 to V <sub>FB</sub> (TYP) +0.3	V		
Peak output current	Internally limited			
Continuous total power dissipation	See Dissipation Ratings Table			
Junction temperature range, T <sub>J</sub>	–55 to +150	°C		
Storage junction temperature range, T <sub>STG</sub>	-55 to +150	°C		
ESD rating, HBM	2	kV		
ESD rating, CDM	500	V		

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

#### **DISSIPATION RATINGS**

BOARD	PACKAGE	$R_{ extsf{ heta}JC}$	$R_{ heta JA}$	DERATING FACTOR ABOVE T <sub>A</sub> = +25°C	T <sub>A</sub> < +25°C	T <sub>A</sub> = +70°C	T <sub>A</sub> = +85°C
Low-K <sup>(1)</sup>	DDC	90°C/W	280°C/W	3.6mW/°C	360mW	200mW	145mW
High-K <sup>(2)</sup>	DDC	90°C/W	200°C/W	5.0mW/°C	500mW	275mW	200mW
Low-K <sup>(1)</sup>	DRV	20°C/W	140°C/W	7.1mW/°C	715mW	395mW	285mW
High-K <sup>(2)</sup>	DRV	20°C/W	65°C/W	15.4mW/°C	1.54W	845mW	615mW

(1) The JEDEC low-K (1s) board used to derive this data was a 3in x 3in (7,62cm x 7,62cm), two-layer board with 2-ounce (56,699g) copper traces on top of the board.

(2) The JEDEC high-K (2s2p) board used to derive this data was a 3in x 3in (7,62cm x 7,62cm), multilayer board with 1-ounce (28,35g) internal power and ground planes and 2-ounce (56,699g) copper traces on top and bottom of the board



### **ELECTRICAL CHARACTERISTICS**

Over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT(TYP)} + 0.3V$  or 2.7V, whichever is greater;  $I_{OUT} = 1$ mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2\mu$ F,  $C_{NR} = 0.01\mu$ F, unless otherwise noted. For TPS73401,  $V_{OUT} = 3.0V$ . Typical values are at  $T_J = +25^{\circ}C$ .

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range <sup>(1)</sup>			2.7		6.5	V
V <sub>FB</sub>	Internal reference (TPS734	01)		1.184	1.208	1.232	V
V <sub>OUT</sub>	Output voltage range (TPS	73401)		$V_{FB}$		6.3	V
V <sub>OUT</sub>	Output accuracy	Nominal	$T_J = +25^{\circ}C$	-1.0		+1.0	%
V <sub>OUT</sub>	Output accuracy <sup>(1)</sup>	Over V <sub>IN</sub> , I <sub>OUT</sub> , Temp	$V_{OUT} + 0.3V \le V_{IN} \le 6.5V$ 1mA $\le I_{OUT} \le 250$ mA	-2.0	±1.0	+2.0	%
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation <sup>(1)</sup>		$V_{OUT(NOM)} + 0.3V \le V_{IN} \le 6.5V$		0.02		%/V
$\Delta V_{OUT}\%/\Delta I_{OUT}$	Load regulation		$500\mu A \le I_{OUT} \le 250 m A$		0.005		%/mA
V <sub>DO</sub>	Dropout voltage <sup>(2)</sup> ( $V_{IN} = V_{OUT(NOM)} - 0.1V$ )		I <sub>OUT</sub> = 250mA		125	219	mV
I <sub>CL</sub>	Output current limit		$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	300	580	900	mA
I <sub>GND</sub>	Ground pin current		$500\mu A \le I_{OUT} \le 250 mA$		45	65	μΑ
I <sub>SHDN</sub>	Shutdown current (I <sub>GND</sub> )		$V_{\sf EN} \le 0.4 V$		0.15	1.0	μΑ
I <sub>FB</sub>	Feedback pin current (TPS	73401)		-0.5		0.5	μΑ
			f = 100Hz		60		dB
PSRR	Power-supply rejection ratio	)	f = 1kHz		56		dB
	$V_{IN} = 3.65V, V_{OUT} = 2.65V, C_{NR} = 0.01 \mu F, I_{OUT} = 100 m$	A	f = 10kHz		41		dB
			f = 100kHz		28		dB
V	Output noise voltage		$C_{NR} = 0.01 \mu F$	1	1 x V <sub>OUT</sub>		$\mu V_{RMS}$
۷N	BW = 10Hz to 100kHz, $V_{OL}$	<sub>JT</sub> = 2.8V	C <sub>NR</sub> = none	9	5 x V <sub>OUT</sub>		$\mu V_{RMS}$
	Startun time		C <sub>NR</sub> = none		45		μs
т	$V_{OUT} = 0 \sim 90\%$ ,		$C_{NR} = 0.001 \mu F$		45		μs
' STR	$V_{OUT} = 2.85V,$		$C_{NR} = 0.01 \mu F$		50		μs
	$R_{L} = 14\Omega, C_{OUT} = 2.2\mu F$		$C_{NR} = 0.047 \mu F$		50		μs
V <sub>EN(HI)</sub>	Enable high (enabled)			1.2		$V_{IN}$	V
V <sub>EN(LO)</sub>	Enable low (shutdown)			0		0.4	V
I <sub>EN(HI)</sub>	Enable pin current, enabled	l	$V_{EN} = V_{IN} = 6.5V$		0.03	1.0	μΑ
<b>–</b>	Thormal chutdown tompore	turo	Shutdown, temperature increasing		165		°C
' <sub>SD</sub>	memai shutuown tempera	luie	Reset, temperature decreasing		145		°C
TJ	Operating junction tempera	ture		-40		+125	°C
	Undervoltage lock-out		V <sub>IN</sub> rising	1.90	2.20	2.65	V
UVLO	Hysteresis		V <sub>IN</sub> falling		70		mV



### **DEVICE INFORMATION**

### FUNCTIONAL BLOCK DIAGRAMS





Figure 2. Adjustable Voltage Versions

#### **PIN CONFIGURATIONS**



#### **PIN DESCRIPTIONS**

TPS734xx				
NAME	DDC	DRV	DRB	DESCRIPTION
IN	1	6	8	Input supply.
GND	2	3, Pad	4	Ground. The pad must be tied to GND.
EN	3	4	5	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
NR	4	2	3	Fixed voltage versions only; connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This allows output noise to be reduced to very low levels.
FB	4	2	3	Adjustable version only; this is the input to the control loop error amplifier, and is used to set the output voltage of the device.
OUT	5	1	1	Output of the regulator. A small capacitor (total typical capacitance $\ge 2.0\mu$ F ceramic) is needed from this pin to ground to assure stability.
N/C	_	5	2, 6, 7	Not internally connected. This pin must either be left open, or tied to GND.

TPS734xx

# www.ti.com

Texas

INSTRUMENTS

#### SBVS089F-DECEMBER 2007-REVISED FEBRUARY 2009

#### **TYPICAL CHARACTERISTICS**

Over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C);  $V_{IN} = V_{OUT(TYP)} + 0.3V$  or 2.7V, whichever is greater;  $I_{OUT} = 1$ mA,  $V_{EN} = V_{IN}, C_{OUT} = 2.2\mu$ F,  $C_{NR} = 0.01\mu$ F, unless otherwise noted. For TPS73401,  $V_{OUT} = 3.0$ V. Typical values are at  $T_J = +25^{\circ}C$ .



SBVS089F-DECEMBER 2007-REVISED FEBRUARY 2009

### **TYPICAL CHARACTERISTICS (continued)**

Over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C);  $V_{IN} = V_{OUT(TYP)} + 0.3V$  or 2.7V, whichever is greater;  $I_{OUT} = 1$ mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2\mu$ F,  $C_{NR} = 0.01\mu$ F, unless otherwise noted. For TPS73401,  $V_{OUT} = 3.0V$ . Typical values are at  $T_J = 0.01\mu$ F,  $V_{IN} = 0.01\mu$ F,  $V_{$ +25°C.



6





www.ti.com



#### SBVS089F-DECEMBER 2007-REVISED FEBRUARY 2009

#### **TYPICAL CHARACTERISTICS (continued)**

Over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C);  $V_{IN} = V_{OUT(TYP)} + 0.3V$  or 2.7V, whichever is greater;  $I_{OUT} = 1$ mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2\mu$ F,  $C_{NR} = 0.01\mu$ F, unless otherwise noted. For TPS73401,  $V_{OUT} = 3.0V$ . Typical values are at  $T_J = +25^{\circ}C$ .





### **APPLICATION INFORMATION**

The TPS734xx family of LDO regulators combines the high performance required of many RF and precision analog applications with ultra-low current consumption. High PSRR is provided by a high gain, high bandwidth error loop with good supply rejection at very low headroom (V<sub>IN</sub> - V<sub>OUT</sub>). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the bandgap reference and to improve PSRR while a quick-start circuit fast-charges this capacitor at startup. The combination of high performance and low ground current also make the TPS734xx an excellent choice for portable applications. All versions have thermal and over-current protection and are fully specified from -40°C to +125°C.

Figure 20 shows the basic circuit connections for fixed voltage models. Figure 21 gives the connections for the adjustable output version (TPS73401).  $R_1$  and  $R_2$  can be calculated for any output voltage using the formula in Figure 21.



Figure 20. Typical Application Circuit for Fixed Voltage Versions



Figure 21. Typical Application Circuit for Adjustable Voltage Versions

#### **Input and Output Capacitor Requirements**

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1µF to 1µF low equivalent series resistance (ESR) capacitor across the input supply near the regulator. The ground of this capacitor should be connected as close as the ground of output capacitor; a capacitor value of  $0.1\mu$ F is enough in this condition. When it is difficult to place these two ground points close together, a 1µF capacitor is recommended. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1µF input capacitor may be necessary to ensure stability.

The TPS734xx is designed to be stable with standard ceramic output capacitors of values  $2.2\mu$ F or larger. X5R and X7R type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR of the output capacitor should be <  $1.0\Omega$ , so output capacitor type should be either ceramic or conductive polymer electrolytic.

# Feedback Capacitor Requirements (TPS73401 only)

The feedback capacitor,  $C_{FB}$ , shown in Figure 21 is required for stability. For a parallel combination of  $R_1$ and  $R_2$  equal to 250k $\Omega$ , any value from 3pF to 1nF can be used. Fixed voltage versions have an internal 30pF feedback capacitor that is quick-charged at start-up. The adjustable version does not have this quick-charge circuit, so values below 5pF should be used to ensure fast startup; values above 47pF can be used to implement an output voltage soft-start. Larger value capacitors also improve noise slightly. The TPS73401 is stable in unity-gain configuration (OUT tied to FB) without  $C_{FB}$ .

### **Output Noise**

In most LDOs, the bandgap is the dominant noise source. If a noise reduction capacitor ( $C_{NR}$ ) is used with the TPS734xx, the bandgap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01µF noise reduction capacitor; for the adjustable version, smaller value resistors in the output resistor divider reduce noise. A parallel combination that gives 2µA of divider current has the same noise performance as a fixed voltage version. To further



10%.

optimize noise, equivalent series resistance of the output capacitor can be set to approximately  $0.2\Omega$ . This configuration maximizes phase margin in the control loop, reducing total output noise by up to

Noise can be referred to the feedback point (FB pin) such that with  $C_{NR} = 0.01 \mu F$ , total noise is given approximately by Equation 1:

$$V_{\rm N} = \frac{11\mu V_{\rm RMS}}{V} \times V_{\rm OUT}$$
(1)

The TPS73401 adjustable version does not have the noise-reduction pin available, so ultra-low noise operation is not possible. Noise can be minimized according to the above recommendations.

# Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

#### **Internal Current Limit**

The TPS734xx internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in current limit for extended periods of time.

The PMOS pass element in the TPS734xx has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

#### Shutdown

The enable pin (EN) is active high and is compatible with standard and low voltage TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

#### **Dropout Voltage**

The TPS734xx uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the R<sub>DS, ON</sub> of the PMOS pass element. Because the PMOS device behaves like a resistor in dropout,  $V_{DO}$  approximately scales with output current.

SBVS089F-DECEMBER 2007-REVISED FEBRUARY 2009

As with any linear regulator, PSRR and transient response are degraded as  $(V_{IN} - V_{OUT})$  approaches dropout. This effect is shown in the Typical Characteristics section.

#### Startup and Noise Reduction Capacitor

Fixed voltage versions of the TPS734xx use a quick-start circuit to fast-charge the noise reduction capacitor,  $C_{NR}$ , if present (see the Functional Block Diagrams). This architecture allows the combination of very low output noise and fast start-up times. The NR pin is high impedance so a low leakage  $C_{NR}$  capacitor must be used; most ceramic capacitors are appropriate in this configuration.

Note that for fastest startup,  $V_{IN}$  should be applied first, then the enable pin (EN) driven high. If EN is tied to IN, startup is somewhat slower. Refer to the Typical Characteristics section. The quick-start switch is closed for approximately 135 $\mu$ s. To ensure that  $C_{NR}$  is fully charged during the quick-start time, a 0.01 $\mu$ F or smaller capacitor should be used.

#### Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response. In the adjustable version, adding  $C_{FB}$  between OUT and FB improves stability and transient response. The transient response of the TPS734xx is enhanced by an active pull-down that engages when the output overshoots by approximately 5% or more when the device is enabled. When enabled, the pull-down device behaves like a 400 $\Omega$  resistor to ground.

#### Undervoltage Lock-Out (UVLO)

The TPS734xx utilizes an undervoltage lock-out circuit to keep the output shut off until internal circuitry is operating properly. The UVLO circuit has a de-glitch feature so that it typically ignores undershoot transients on the input if they are less than  $50\mu$ s duration.

#### **Minimum Load**

The TPS734xx is stable and well-behaved with no output load. To meet the specified accuracy, a minimum load of 1mA is required. Below 1mA at junction temperatures near +125°C, the output can drift up enough to cause the output pull-down to turn on. The output pull-down limits voltage drift to 5% typically but ground current could increase by approximately  $50\mu$ A. In typical applications, the junction cannot reach high temperatures at light loads because there is no appreciable dissipated power. The specified ground current would then be valid at no load conditions in most applications.

Copyright © 2007–2009, Texas Instruments Incorporated



### Thermal Information

### **Thermal Protection**

Thermal protection disables the output when the junction temperature rises to approximately +165°C, allowing the device to cool. When the junction temperature cools to approximately +145°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design heatsink), increase (including the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS734xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS734xx into thermal shutdown degrades device reliability.

#### Power Dissipation

The ability to remove heat from the die is different for package each type, presenting different considerations in the PCB lavout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the Dissipation Ratings table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating lavers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current time the voltage drop across the output pass element, as shown in Equation 2:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}\right) \cdot \mathsf{I}_{\mathsf{OUT}} \tag{2}$$

#### Package Mounting

Solder pad footprint recommendations for the TPS734xx are available from the Texas Instruments web site at www.ti.com.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS73401DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCW	Samples
TPS73401DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCW	Samples
TPS73401DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CBG	Samples
TPS73401DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CBG	Samples
TPS73418DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	СВІ	Samples
TPS73418DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CBI	Samples
TPS73430DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVW	Samples
TPS73430DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVW	Samples
TPS73433DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OEV	Samples
TPS73433DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OEV	Samples
TPS73433DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CVX	Samples
TPS73433DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CVX	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.



### PACKAGE OPTION ADDENDUM

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73401DDCR	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73401DDCT	SOT-23- THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73401DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73401DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73418DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73418DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73430DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS73430DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73430DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73430DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS73433DDCR	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73433DDCT	SOT-23- THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73433DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



17-Apr-2023

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73433DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



# PACKAGE MATERIALS INFORMATION

17-Apr-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73401DDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TPS73401DDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
TPS73401DRVR	WSON	DRV	6	3000	200.0	183.0	25.0
TPS73401DRVT	WSON	DRV	6	250	200.0	183.0	25.0
TPS73418DRVR	WSON	DRV	6	3000	200.0	183.0	25.0
TPS73418DRVT	WSON	DRV	6	250	200.0	183.0	25.0
TPS73430DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS73430DRVR	WSON	DRV	6	3000	200.0	183.0	25.0
TPS73430DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS73430DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS73433DDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TPS73433DDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
TPS73433DRVR	WSON	DRV	6	3000	200.0	183.0	25.0
TPS73433DRVT	WSON	DRV	6	250	200.0	183.0	25.0

### **DRV 6**

### **GENERIC PACKAGE VIEW**

# WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **DRV0006A**



# **PACKAGE OUTLINE**

### WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **DRV0006A**

# **EXAMPLE BOARD LAYOUT**

### WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



# **DRV0006A**

# **EXAMPLE STENCIL DESIGN**

### WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **DRV0006D**



# **PACKAGE OUTLINE**

### WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **DRV0006D**

# **EXAMPLE BOARD LAYOUT**

### WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



## **DRV0006D**

# **EXAMPLE STENCIL DESIGN**

### WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **DDC0005A**



# **PACKAGE OUTLINE**

### SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.

- 4. Support pin may differ or may not be present.



# DDC0005A

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DDC0005A**

# **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated