












#### TPS7A66-Q1, TPS7A69-Q1

SLVSBL0F - DECEMBER 2012-REVISED DECEMBER 2017

# TPS7A6x-Q1 High-Voltage Ultralow-I<sub>(q)</sub> Low-Dropout Regulator

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Test Guidance With the Following:
  - Device Temperature Grade 1
  - Device Temperature Grade 0 (TPS7A6650EDGNRQ1 Only)
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C4
- Device Junction Temperature Range: -40°C to +150°C
- 4-V to 40-V Wide Vin Input Voltage Range With up to 45-V Transient
- Output Current: 150 mA
- Low Quiescent Current,  $I_{(a)}$ :
  - 2 µA When EN = Low (Shutdown Mode)
  - 12 μA Typical at Light Loads
- Low ESR Ceramic Output Stability Capacitor  $(2.2 \mu F - 100 \mu F)$
- 300-mV Dropout Voltage at 150 mA (Typical,  $V_{(Vin)} = 4 V$ )
- Fixed (3.3-V and 5-V) and Adjustable (1.5-V to 5-V) Output Voltages (Adjustable for TPS7A66-Q1 Only)
- Low Input Voltage Tracking
- Integrated Power-On Reset:
  - Programmable Reset-Pulse Delay
  - Open-Drain Reset Output
- Integrated Fault Protection:
  - Thermal Shutdown
  - **Short-Circuit Protection**
- Input Voltage Sense Comparator (TPS7A69-Q1 Only)
- Packages:
  - 8-Pin SOIC-D for TPS7A69-Q1
  - 8-Pin HVSSOP-DGN for TPS7A6601-Q1 **Hardware-Enable Option**



## 2 Applications

- Infotainment Systems With Sleep Mode
- **Body Control Modules**
- Always-On Battery Applications:
  - **Gateway Applications**
  - Remote Keyless Entry Systems
  - **Immobilizers**

## 3 Description

The TPS7A66-Q1 and TPS7A69-Q1 are low-dropout linear regulators designed for up to 40-V Vin operations. With only 12-µA quiescent current at no they are quite suitable for microprocessor control-unit systems, especially in automotive applications.

The devices feature integrated short-circuit and overcurrent protection. The devices implement reset delay on power up to indicate the output voltage is stable and in regulation. One can program the delay with an external capacitor. A low-voltage tracking feature allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold-crank conditions.


The devices operate in the -40°C to 125°C temperature range. The TPS7A6650EDGNRQ1 device is qualified to AEC-Q100 grade 0, operating in the -40°C to 150°C temperature range. These features suit the devices well for power supplies in various automotive applications.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TPS7A66-Q1	HVSSOP (8)	3.00 mm × 3.00 mm			
TPS7A69-Q1	SOIC (8)	4.90 mm × 3.91 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Input-Voltage-Sensing Option



Page



## **Table of Contents**

1	Features 1		7.4 Device Functional Modes	1
2	Applications 1	8	Application and Implementation	18
3	Description 1		8.1 Application Information	18
4	Revision History2		8.2 Typical Applications	18
5	Pin Configuration and Functions 4	9	Power Supply Recommendations	2
6	Specifications4	10	Layout	2
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	2
	6.2 ESD Ratings		10.2 Layout Examples	2
	6.3 Recommended Operating Conditions		10.3 Power Dissipation and Thermal Considerations	<mark>2</mark> 2
	6.4 Thermal Information	11	Device and Documentation Support	23
	6.5 Electrical Characteristics		11.1 Related Links	23
	6.6 Switching Characteristics 7		11.2 Receiving Notification of Documentation Update	es 2
	6.7 Typical Characteristics		11.3 Community Resources	23
7	Detailed Description 11		11.4 Trademarks	2
	7.1 Overview		11.5 Electrostatic Discharge Caution	2
	7.2 Functional Block Diagrams		11.6 Glossary	23
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable Information	2

## 4 Revision History

Changes from Revision E (November 2014) to Revision F

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	Changed AEC-Q100 Test Guidance Features bullet and deleted temperature range from first two AEC-Q100 sub-

•	Changed AEC-Q100 Test Guidance Features bullet and deleted temperature range from first two AEC-Q100 sub-bullets 1
•	Changed $V_{(Vin)}$ to $V_{IN}$ , Vin to VIN, $V_{(Vout)}$ to $V_{OUT}$ , Vout to VOUT, and $V_{(CT)}$ to $V_{CT}$ throughout document
•	Added Device Junction Temperature Range Features bullet
•	Changed associated devices to TPS7A66-Q1 and TPS7A69-Q1 throughout document
•	Changed MSOP to HVSSOP throughout document
•	Changed CT, EN, FB/DNC, PG, SO, and VOUT descriptions in <i>Pin Functions</i> table
•	Changed pin names FB/NU to FB/DNC, Vin to VIN, and Vout to VOUT in Pin Configuration and Functions section 4
•	Changed SI parameter name description and added maximum specification to SI and FB, SO, PG rows in <i>Absolute Maximum Ratings</i> table
•	Added parameter names to CT and FB, SO, PG rows in Absolute Maximum Ratings table
•	Added lockout to Undervoltage lockout detection parameter name
•	Added up to to I <sub>lkg</sub> test conditions
	Added V <sub>OUT</sub> to unit of V <sub>(TH-POR)</sub> and V <sub>(Thres)</sub>
•	Added CT to V <sub>(th)</sub> parameter name6
•	Added header for first section of Switching Characteristics table
•	Added UVLO Thresholds vs Temperature and Enable Thresholds vs Temperature figures
•	Added CT Charging Current (V <sub>CT</sub> = 0) and CT Charging Threshold figures
•	Changed Device Functional Modes section

# Changes from Revision D (October 2014) to Revision E Page

Submit Documentation Feedback


Copyright © 2012–2017, Texas Instruments Incorporated




Changes from Revision C (December 2013) to Revision D	Page
Changed CDM ESC classification level	1
• Changed FB/NC pin to FB/NU in Pin Functions table Added NC and NU notes to pinout drawings	4
<ul> <li>Removed ESD and T<sub>sto</sub> specifications from the Absolute Maximum Ratings table</li> </ul>	Z
Added ESD Ratings table	5
Numerous changes throughout the <i>Electrical Characteristics</i> table	6
Added Switching Characteristics table	7
Moved an oscilloscope trace to the Applications Information section	10
Changed de-glitch time in Power-On Reset (PG) section	13
<ul> <li>Changed reset delay timer default delay to 290 μs from 150 μs</li> </ul>	13
Changed voltage at which Power-on reset initializes to 91.6% of V <sub>(Vout)</sub>	13
Changed selectable output voltage range and calculation for FB resistor divideer	15
<ul> <li>Corrected part number in the Description section by adding -Q1</li> <li>Changed Operating ambient temperature to Operating junction temperature</li> <li>Added PSRR graph to Typical Characteristics</li> </ul>	4
Deleted a paragraph from the Thermal Protection section	
Changes from Revision A (March 2013) to Revision B	Page
Added two conditions to V <sub>dropout</sub> in the Electrical Characteristics table	6
Changes from Original (December 2012) to Revision A	Page
Deleted the ORDERING INFORMATION table	4
<ul> <li>Changed From: T<sub>A</sub> Operating ambient temperature range –40 to 125°C To: T<sub>J</sub> Operating ambient temperarange –40 to 150°C</li> </ul>	



## 5 Pin Configuration and Functions



#### DGN Package (TPS7A66-Q1) 8-Pin HVSSOP Top View



NC - No internal connection NU - Make no external connection

#### **Pin Functions**

	PIN	NO.		
PIN NAME	SOIC-D	HVSSOP- DGN	TYPE	DESCRIPTION
СТ	4	4	0	Reset-pulse delay adjustment. Connecting a capacitor from this pin to GND changes the PG reset delay; see the <i>Reset Delay Timer (CT)</i> section for more details.
EN	_	2	I	Enable pin. The device enters the standby state when the enable pin becomes lower than the enable threshold.
FB/DNC	_	7	1	Feedback pin when using external resistor divider or DNC pin when using the device with a fixed output voltage.
GND	5	5	G	Ground reference
NC	3	3	_	Not-connected pin
PG	6	6	0	Power good. This open-drain pin must connect to VOUT via an external resistor. $V_{PG}$ is logic level high when $V_{OUT}$ is above the power-on-reset threshold.
SI	2		I	Sense input pin to supervise input voltage. Connect via an external voltage divider to VIN and GND.
so	7		0	Sense output. This open-drain pin must connect to VOUT via an external resistor. $V_{SO}$ is logic level low when $V_{SI}$ falls below the sense-low threshold.
VIN	1	1	Р	Input power-supply voltage
VOUT	8	8	0	Regulated output voltage
Thermal pad	Pad	_	_	Thermal pad for HVSSOP-DGN package

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
VIN, EN	Unregulated input <sup>(2)(3)</sup>	-0.3	45	V
VOUT	Regulated output	-0.3	7	V
SI	Sense input <sup>(2)</sup>	-0.3	$V_{IN}$	V
СТ	Reset delay input	-0.3	25	V
FB, SO, PG	Feedback, sense output, power good	-0.3	$V_{OUT}$	V
$T_J$	Operating junction temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND

(3) Absolute maximum voltage, withstand 45 V for 200 ms

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



## 6.2 ESD Ratings

				MIN	MAX	UNIT
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		0	4	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC	Corner pins (1, 4, 5, and 8)	0	1	kV
		Q100-011	Other pins	0	1	

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Unregulated input	4		40	V
V <sub>EN</sub> , V <sub>SI</sub>	High voltage (I/O)	0		40	V
V <sub>CT</sub>	CT pin voltage	0		20	V
V <sub>OUT</sub>	Regulated output	1.5		5.5	V
$V_{PG}, V_{SO}, V_{FB}$	Low voltage (I/O)	0		5.5	V
C <sub>IN</sub>	Input capacitor <sup>(1)</sup>		10		μF
C <sub>OUT</sub>	Output capacitor <sup>(1)</sup>	2.2		100	μF
T <sub>J</sub>	Operating junction temperature	-40		150	°C

<sup>(1)</sup> Values on this row refer to the nominal value of the capacitor.

#### 6.4 Thermal Information

		TPS7A66-Q1	TPS7A69-Q1	
	THERMAL METRIC <sup>(1)</sup>	HVSSOP (8 PINS)	SOIC (8 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	63.4	113.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.0	59.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.4	59.57	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.7	12.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	37.1	52.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	13.5	NA	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 6.5 Electrical Characteristics

 $V_{IN} = 14 \text{ V}$ , 1 mQ < FSR < 2 Q,  $T_{I} = -40^{\circ}\text{C}$  to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOI	LTAGE AND CURRENT (VIN)		1			
		Fixed 5-V output, I <sub>O</sub> = 1 mA	5.5		40	
$V_{IN}$	Input voltage	Fixed 3.3-V output, I <sub>O</sub> = 1 mA	4		40	V
l	Quiescent current	V <sub>IN</sub> = 5.5 V to 40 V, EN = ON, I <sub>O</sub> = 0.2 mA	· ·	12	20	μA
I <sub>(q)</sub>		No load current and EN = OFF		12	4	μA
(Sleep)	Input sleep current					
I <sub>(EN)</sub>	EN pin current	V <sub>(EN)</sub> = 40 V	4.400	4.000	1	μA
V <sub>(bg)</sub>	Band gap	Reference voltage for FB	1.199	1.223	1.247	V
V <sub>(VinUVLO)</sub>	Undervoltage lockout detection	Ramp V <sub>IN</sub> down until output turns OFF			2.6	V
V <sub>(UVLOhys)</sub>	Undervoltage hysteresis			1		V
ENABLE INP	PUT (EN)		1			
V <sub>IL</sub>	Logic input low level		0		0.4	V
V <sub>IH</sub>	Logic input high level		1.7			V
REGULATED	OUTPUT (VOUT)					
		$I_{O} = 1 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	-1%		1%	
		$V_{IN}$ = 6 V to 40 V, $I_{O}$ = 1 mA to 150 mA, fixed 5-V version	-2%		2%	
$V_{OUT}$	Regulated output	$V_{IN}$ = 4 V to 40 V, $I_{O}$ = 1 mA to 150 mA, fixed 3.3-V version	-2%		2%	
		$V_{\rm IN} = V_{\rm OUT} + 0.45$ V and Vin $\geq$ 4 V, $I_{\rm O}$ = 1 mA to 150 mA, adjustable version <sup>(1)</sup>	-2%		2%	
V <sub>(line-reg)</sub>	Line regulation	V <sub>IN</sub> = 5.5 V to 40 V, I <sub>O</sub> = 50 mA			5	mV
V <sub>(load-reg)</sub>	Load regulation	I <sub>O</sub> = 1 mA to 150 mA			20	mV
		$V_{(dropout)} = V_{IN} - V_{OUT}, I_{OUT} = 80 \text{ mA}$		180	240	
		V <sub>IN</sub> – V <sub>OUT</sub> , I <sub>OUT</sub> = 150 mA		300	450	450 58 mV
$V_{(dropout)}$	Dropout voltage	$V_{IN} = 3 \text{ V}, V_{(dropout)} = V_{IN} - V_{OUT}, I_O = 5 \text{ mA}$	12	27.5	58	
		$V_{IN} = 3 \text{ V, } V_{(dropout)} = V_{IN} - V_{OUT}, I_O = 30 \text{ mA}$	44	80	145	
I <sub>O</sub>	Output current	V <sub>OUT</sub> in regulation	0		150	mA
I <sub>(Ireg-CL)</sub>	Output current limit	V <sub>OUT</sub> short to ground		500	800	mA
(IICG OL)	•	$V_{IN} = 12 \text{ V}, I_L = 10 \text{ mA}, \text{ output capacitance} = 2.2 \mu\text{F}$				
PSRR	Power supply ripple rejection (2)	Frequency = 100 Hz		60		dB
. •	. conc. cappy approved	Frequency = 100 kHz		40		
VOI TAGE SI	ENSING PRE-WARNING					
V <sub>I(S-th)</sub>	Sense low threshold	V <sub>(SI)</sub> decreasing	1.089	1.123	1.157	V
. ,		V(SI) decreasing	50	100	150	mV
V <sub>I(S-th,hys)</sub>	Sense cutput low veltage	(V < 1.06 V V > 1 V P = 10 k0 to V	30	100	0.4	V
V <sub>OL(S)</sub>	Sense output low voltage	$(V_{(SI)} \le 1.06 \text{ V}, V_{IN} \ge 4 \text{ V}, R_{(SO)} = 10 \text{ k}\Omega \text{ to } V_{OUT}$				
I <sub>OH(S)</sub>	Sense output leakage	$(V_{(SO)} = 5 \text{ V}, V_{(SI)} \ge 1.5 \text{ V})$	1	0.1	1	μΑ
I <sub>I(S)</sub>	Sense input current		-1	0.1	1	μA
RESET (PG)	Donat code of lea	1 05 A			2.1	
V <sub>OL</sub>	Reset output, low voltage	$I_{OL} = 0.5 \text{ mA}$			0.4	V
I <sub>lkg</sub>	Leakage current	Reset pulled up to VOUT through a 10-kΩ resistor		<b>.</b>	1	μΑ
V <sub>(TH-POR)</sub>	Power-on-reset threshold	V <sub>OUT</sub> increasing	89.6	91.6	93.6	% of V <sub>OU</sub>
V <sub>(Thres)</sub>	Hysteresis		]	2		% of V <sub>OU</sub>
RESET DELA	• •				ı	
I <sub>(Chg)</sub>	Delay-capacitor charging current	$V_{CT} = 0 V$		1.4		μΑ
$V_{(th)}$	CT threshold to release PG high			1		V
OPERATING	TEMPERATURE RANGE					
TJ	Junction temperature		-40		150	°C
T <sub>(shutdown)</sub>	Junction shutdown temperature			175		°C
T <sub>(hyst)</sub>	Hysteresis of thermal shutdown			20		°C

Adjustable version with precision external feedback resistor with tolerance of less than  $\pm 1\%$ . Design information – not tested.

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



## 6.6 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TIMING FOR	SENSE INPUT AND OUTPUT (SI,	SO)				
t(SDeglitch,rise)	SI or SO rising deglitch time		50		260	μs
t <sub>(SDeglitch,drop)</sub>	SI or SO falling deglitch time		30		240	μs
TIMING FOR	RESET (PG)					
t <sub>(POR)</sub>	Power-on-reset delay	Where C = delay capacitor value; capacitance C = 100 nF <sup>(1)</sup>	50	100	180	ms
t <sub>(POR-fixed)</sub>		No capacitor on pin	100	290	650	μs
t <sub>(Deglitch)</sub>	Reset deglitch time		20	250		μs

<sup>(1)</sup> This information only is not tested in production and equation basis is  $(C \times 1) / 1 \times 10^{-6} = t_d$  (delay time). Where C = Delay capacitor value. Capacitance C range = 100 pF to 100 nF.


## TEXAS INSTRUMENTS

## 6.7 Typical Characteristics






## **Typical Characteristics (continued)**



## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**



Submit Documentation Feedback

Figure 17. Line Transient Response,  $I_L = 1$  mA, 1 V/ $\mu$ s

Copyright © 2012–2017, Texas Instruments Incorporated

Figure 18. Line Transient Response, I<sub>L</sub> = 10 mA, 1 V/µs




## 7 Detailed Description

#### 7.1 Overview

This device is a combination of a low-dropout linear regulator with reset function. The power-on reset initializes once the  $V_{OUT}$  output exceeds 91.6% of the target value. The power-on-reset delay is a function of the value set by an external capacitor on the CT pin before releasing the PG pin high.

## 7.2 Functional Block Diagrams



Copyright © 2017, Texas Instruments Incorporated

Figure 19. TPS7A66-Q1 Functional Block Diagram

Copyright © 2012–2017, Texas Instruments Incorporated

Submit Documentation Feedback



## **Functional Block Diagrams (continued)**




Figure 20. TPS7A69-Q1 Functional Block Diagram

Submit Documentation Feedback



#### 7.3 Feature Description

#### 7.3.1 Enable (EN)

This is a high-voltage-tolerant pin; high input activates the device and turns the regulator ON. One can connect this input to the VIN pin for self-bias applications.

#### 7.3.2 Regulated Output (V<sub>OUT</sub>)

This is the regulated output based on the required voltage. The output has current limitation. During initial power up, the regulator has a soft start incorporated to control initial current through the pass element and the output capacitor.

In the event the regulator drops out of regulation, the output tracks the input minus a drop based on the load current. When the input voltage drops below the UVLO threshold, the regulator shuts down until the input voltage recovers above the minimum start-up level.

#### 7.3.3 Power-On Reset (PG)

This is an output with an external pullup resistor to the regulated supply. The output remains low until the regulated  $V_{OUT}$  has exceeded approximately 90% of the set value and the power-on-reset delay has expired. The on-chip oscillator presets the delay. The regulated output falling below the 90% level asserts this output low after a short de-glitch time of approximately 250  $\mu$ s (typical).

## 7.3.4 Reset Delay Timer (CT)

An external capacitor on this pin sets the timer delay before the reset pin is asserted high. The constant output current charges an external capacitor until the voltage exceeds a threshold to trip an internal comparator. If this pin is open, the default delay time is 290 µs (typ). After releasing the PG pin high, the capacitor on this pin discharges, thus allowing the capacitor to charge from approximately 0.2 V for the next power-on-reset delay-timer function.

An external capacitor, CT, defines the reset-pulse delay time, t<sub>(POR)</sub>, with the charge time of:

$$t_{(POR)} = \frac{C_{(CT)} \times 1 V}{1 \mu A} \tag{1}$$

The power-on reset initializes once the output  $V_{OUT}$  exceeds 91.6% of the programmed value. The power-on-reset delay is a function of the value set by an external capacitor on the CT pin before the releasing of the PG pin high.



## **Feature Description (continued)**




Figure 21. Conditions for Activation of Reset




Figure 22. External Programmable Reset Delay

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



#### **Feature Description (continued)**

#### 7.3.5 Sense Comparator (SI and SO for TPS7A69-Q1)

The sense comparator compares the input signal with an internal voltage reference of 1.223 V for rising and 1.123 V for falling threshold. The use of an external voltage divider makes this comparator very flexible in the application.

The device can supervise the input voltage either before or after the protection diode and give additional information to the microprocessor, like low-voltage warnings.

The regulator operates in low-power mode when the output load is below 2 mA (typical, 1-mA to 10-mA range). In this mode, the regulator output tolerance is approximately  $V_{OUT} \pm 1\%$ .

#### 7.3.6 Adjustable Output Voltage (FB for TPS7A6601-Q1)

One can select an output voltage between 1.5 V and 5 V by using an external resistor divider. Calculate the output voltage using the following equation, where  $V_{(FB)}$  = 1.223 V. The recommendation for R1 and R2 is that both be less than 100 k $\Omega$ .




Figure 23. External Feedback Resistor Divider

#### 7.3.7 Undervoltage Shutdown

There is an internally fixed undervoltage shutdown threshold. Undervoltage shutdown activates when the input voltage on VIN drops below  $V_{(VinUVLO)}$ . This ensures the regulator is not latched into an unknown state during low input supply voltage. If the input voltage has a negative transient which drops below the UVLO threshold and recovers, the regulator shuts down and powers up with a normal power-up sequence once the input voltage is above the required levels.

#### 7.3.8 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation and the output voltage tracks input minus a voltage based on the load current ( $I_O$ ) and switch resistance ( $R_{(SW)}$ ). This allows for a smaller input capacitor and can possibly eliminate the need of using a boost convertor during cold-crank conditions.



#### **Feature Description (continued)**

#### 7.3.9 Thermal Shutdown

These devices incorporate a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output turns off. When the junction temperature falls below the TSD trip point, the output turns on again.

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. Cooling of the junction temperature to approximately 150°C enables the output circuitry. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

The purpose of the design of the internal protection circuitry of the TPS7A66-Q1, TPS7A69-Q1 is for protection against overload conditions, not as a replacement for proper heat-sinking. Continuously running the TPS7A66-Q1 or TPS7A69-Q1 into thermal shutdown degrades device reliability.

Submit Documentation Feedback

Copyright © 2012-2017, Texas Instruments Incorporated



#### 7.4 Device Functional Modes

Table 1 provides a quick comparison between the regulation, disabled, and current limit modes of operation.

**Table 1. Device Functional Modes Comparison** 

ODEDATING MODE	PARAMETER									
OPERATING MODE	V <sub>IN</sub>	EN <sup>(1)</sup>	I <sub>O</sub>	TJ						
Regulation (2)	$V_{IN} > V_{OUT(nom)} + V_{(dropout)}$	$V_{EN} > V_{IH}$	I <sub>O</sub> < I <sub>(Ireg-CL)</sub>	$T_{J} \leq T_{J(maximum)}$						
Disabled <sup>(3)</sup>	$V_{IN} < V_{(VinUVLO)}$	$V_{EN} < V_{IL}$	_	$T_J > T_{sd}$						
Current limit operation	_	_	I <sub>O</sub> ≥ I <sub>(Ireg-CL)</sub>	_						

- (1) EN is only required for the TPS7A66-Q1 devices.
- (2) All table conditions must be met.
- (3) The device is disabled when any condition is met.

#### 7.4.1 Regulation

The device regulates the output to the nominal output voltage when all the conditions in Table 1 are met.

#### 7.4.2 Disabled

When disabled, the pass device is turned off and the internal circuits are shut down.

## 7.4.3 Operation With $V_{(VinUVLO)} < V_{IN} < V_{IN(min)}$

When the input voltage is ramping up the device typically turns on when the input voltage is greater than  $V_{(VinUVLO)}$  plus  $V_{(UVLOhys)}$ . When the input voltage is ramping down the device is specified to turn off when the input voltage becomes less than or equal to  $V_{(VinUVLO)}$ .



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS7A66-Q1 and TPS7A69-Q1 devices are 150-mA low-dropout linear regulators designed for up to 40-V  $_{\text{IN}}$  operation with only 12  $\mu$ A quiescent current at no load. One can use the Pspice transient model, which is downloadable from the product folder (see *Related Links*), for evaluating the base function of the devices. in addition, there are specific EVMs designed for these devices. Both the EVM and its user guide are available on the product folder as well.

## 8.2 Typical Applications

Figure 24 and Figure 26 depict typical application circuits for the TPS7A66-Q1 and TPS7A69-Q1, respectively. One may use different values of external components, depending on the end application. An application may require a larger output capacitor during fast load steps in order to prevent reset from occurring. TI recommends a low-ESR ceramic capacitor with dielectric of type X5R or X7R.

#### 8.2.1 TPS7A66-Q1 Typical Application




Figure 24. Typical Application Schematic for TPS7A66-Q1

#### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the design parameters.

**Table 2. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4 V to 40 V
Output voltage	3.3 V
Output current rating	150 mA
Output capacitor range	2.2 μF to 100 μF
Output capacitor ESR range	1 m $\Omega$ to 2 $\Omega$
CT capacitor range	100 pF to 100 nF



#### 8.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- Output current rating
- Input capacitor
- · Output capacitor
- · Power-up-reset delay time

#### 8.2.1.2.1 Input Capacitor

The device requires an input decoupling capacitor, the value of which depends on the application. The typical recommended value for the decoupling capacitor is 10  $\mu$ F. The voltage rating must be greater than the maximum input voltage.

#### 8.2.1.2.2 Output Capacitor

The device requires an output capacitor to stablize the output voltage. The capacitor value should be between 2.2  $\mu F$  and 100  $\mu F$ . The ESR range should be between 1 m $\Omega$  and 2  $\Omega$ . TI recommends to selecting a ceramic capacitor with low ESR to improve the load transient response.

#### 8.2.1.3 Application Curve




Figure 25. Power Up (5 V), 20 ms/div,  $I_L = 20$  mA

## 8.2.2 TPS7A69-Q1 Typical Application




Figure 26. Typical Application Schematic for TPS7A69-Q1

Copyright © 2012–2017, Texas Instruments Incorporated

Submit Documentation Feedback



#### 8.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

## **Table 3. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4 V to 40 V
Output voltage	3.3 V
Output current rating	150 mA
Output capacitor range	2.2 μF to 100 μF
Output capacitor ESR range	1 m $\Omega$ to 2 $\Omega$
CT capacitor range	100 pF to 100 nF
Low-voltage tracking threshold	6 V to 9 V

#### 8.2.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- · Output current rating
- Input capacitor
- Output capacitor
- Power-up-reset delay time
- · Low-voltage tracking threshold

#### 8.2.2.2.1 Low-Voltage Tracking Threshold

After determining the low-voltage tracking threshold, calculate the ratio of the resistor divider connected to VIN, SI, and GND by the following equation:

$$\frac{R3}{R4} = \frac{V_{(LT)}}{1.223} - 1 \tag{3}$$

TI recommends that the values of both R3 and R4 be less than 100 k $\Omega$ .

#### 8.2.2.3 Application Curve




Figure 27. Power Up (5 V), 20 ms/div,  $I_L = 20$  mA



## 9 Power Supply Recommendations

Design of the device is for operation from an input voltage supply with a range between 4 V and 28 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7A66-Q1 or TPS7A69-Q1 device, TI recommends adding an electrolytic capacitor with a value of 22  $\mu$ F and a ceramic bypass capacitor at the input.

## 10 Layout

## 10.1 Layout Guidelines

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that may couple undesirable signals from nearby components (especially from logic and digital devices, such as microcontrollers and microprocessors); these capacitive-coupled signals may produce undesirable output voltage transients. In these cases, TI recommends the use of a fixed-voltage version of the TPS7A66-Q1, or isolation of the FB node by flooding the local PCB area with ground-plane copper to minimize any undesirable signal coupling.

#### 10.1.1 Package Mounting

Solder pad footprint recommendations for the TPS7A66-Q1 and TPS7A69-Q1 are available at the end of this product data sheet and at www.ti.com.

#### 10.1.2 Board Layout Recommendations to Improve PSRR and Noise Performance

For the layout of TPS7A66-Q1 and TPS7A69-Q1, place the input and output capacitors close to the devices as shown in Figure 28 and Figure 29, respectively. In order to enhance the thermal performance, TI recommends surrounding the device with some vias.

To improve ac performance such as PSRR, output noise, and transient response, TI recommends a board design with separate ground planes for VIN and VOUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Minimize equivalent series inductance (ESL) and ESR in order to maximize performance and ensure stability. Place every capacitor as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. TI strongly discourages the use of vias and long traces because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance specified in this product data sheet, use the same layout pattern used for the TPS7A66-Q1 and TPS7A69-Q1 evaluation board, available at www.ti.com.

#### 10.2 Layout Examples




Figure 28. TPS7A66-Q1 Board Layout Diagram

Copyright © 2012–2017, Texas Instruments Incorporated

Submit Documentation Feedback



## **Layout Examples (continued)**




Figure 29. TPS7A69-Q1 Board Layout Diagram

## 10.3 Power Dissipation and Thermal Considerations

Calculate power dissipated in the device using Equation 4.

$$P_{D} = I_{O} \times (V_{(Vin)} - V_{(Vout)}) + I_{(q)} \times V_{(Vin)}$$

$$\tag{4}$$

where:

P<sub>D</sub> = continuous power dissipation

 $I_{O}$  = output current

V<sub>IN</sub> = input voltage

 $V_{OUT}$  = output voltage

As  $I_{(q)} \ll I_{O}$ , therefore ignore the term  $I_{(q)} \times V_{IN}$  in Equation 4.

For a device under operation at a given ambient air temperature  $(T_A)$ , calculate the junction temperature  $(T_J)$  using Equation 5.

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D)})$$
 (5)

where:

 $R_{\theta,JA}$  = junction-to-ambient air thermal impedance

$$\Delta T = T_J - T_A = (R_{\theta JA} \times P_{D)})$$
(6)



## 11 Device and Documentation Support

#### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 4. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS7A66-Q1	Click here	Click here	Click here	Click here	Click here	
TPS7A69-Q1	Click here	Click here	Click here	Click here	Click here	

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




# **DGN0008G**

## **PACKAGE OUTLINE**

## PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side. 5. Reference JEDEC registration MO-187.






## **EXAMPLE BOARD LAYOUT**

## **DGN0008G**

## $\textbf{PowerPAD}^{^{\text{TM}}}\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.






## **EXAMPLE STENCIL DESIGN**

## **DGN0008G**

## $\textbf{PowerPAD}^{^{\mathsf{TM}}}\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- design recommendations.

  11. Board assembly site may have different recommendations for stencil design.



Submit Documentation Feedback





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A6601QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PA4Q	Samples
TPS7A6633QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PA2Q	Samples
TPS7A6650QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PA1Q	Samples
TPS7A6933QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	6933	Samples
TPS7A6950QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	6950	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A6601QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7A6633QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7A6650QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7A6933QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7A6950QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A6601QDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS7A6633QDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS7A6650QDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS7A6933QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0
TPS7A6950QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

# PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated