

TRS3221E 3V TO 5.5V Single-Channel RS-232 Line Driver and Receiver with ±15kV IEC ESD Protection In Small Package

1 Features

- ESD Protection for RS-232 Pins
 - ±15kV Human-Body Model (HBM)
 - ±8kV (IEC 61000-4-2, contact discharge)
 - ±15kV (IEC 61000-4-2, air-gap discharge)
- Meets or exceeds the requirements of TIA/ EIA-232-F and ITU v.28 standards
- Operates with 3V to 5.5V V_{CC} supply
- Operates up to 250kbit/s
- One driver and one receiver
- Near chip-scale package, 16-pin VQFN (RGT, 82% smaller than TSSOP package)
- Low standby current: 1µA Typical
- External capacitors: 4 × 0.1µF
- Accepts 5V logic input with 3.3V supply
- Alternative high-speed pin-compatible device (1Mbit/s)
 - TRSF3221E
- Auto-powerdown feature automatically disables drivers for power savings

2 Applications

- Industrial PCs
- Wired networking
- Data center and enterprise computing
- Battery-powered systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-held equipment

3 Description

The TRS3221E is a single driver, single receiver RS-232 solution operating from a single V_{CC} supply. The RS-232 pins provide IEC G1000-4-2 ESD protection. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3V to 5.5V supply. These devices operate at data signaling rates up to 250kbit/s and a maximum of 30V/µs driver output slew rate.

Flexible control options for power management are available when the serial port is inactive. The autopowerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal on the receiver input, the driver output is disabled. If FORCEOFF is set low and EN is high, both the driver and receiver are shut off, and the supply current is reduced to 1 μ A. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur. Autopowerdown can be disabled when FORCEON and FORCEOFF are high.


With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to the receiver input. The INVALID output notifies the user if an RS-232 signal is present at the receiver input. INVALID is high (valid data) if the receiver input voltage is greater than 2.7V or less than -2.7V, or has been between -0.3V and 0.3V for less than 30 μ s. INVALID is low (invalid data) if the receiver input voltage is between -0.3V and 0.3V for more than 30 μ s. Refer to Figure 6-5 for receiver input levels.

Package Information

i dekage information								
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾						
	SSOP (DB) (16)	6.2mm x 5.3mm						
TRS3221E	TSSOP (PW) (16)	5mm × 4.4mm						
TROSZZIE	VQFN (RGT) (16)	3mm x 3mm						
	SOT-23-THN (DYY, 16)	4.2mm × 2mm						

(1) For more information, see Section 11.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Pin Configuration and Functions
5 Specifications
5.1 Absolute Maximum Ratings5
5.2 ESD Ratings5
5.3 ESD Ratings, IEC Specifications5
5.4 Recommended Operating Conditions6
5.5 Thermal Information6
5.6 Electrical Characteristics6
5.7 Driver Section Electrical Characteristics7
5.8 Driver Section Switching Characteristics7
5.9 Receiver Section Electrical Characteristics
5.10 Receiver Section Switching Characteristics8
5.11 Auto-Powerdown Section Electrical
Characteristics9
5.12 Auto-Powerdown Section Switching
Characteristics9
5.13 Typical Characteristics10
6 Parameter Measurement Information 11

	Description	
7.1 Overv	iew	14
	onal Block Diagram	
	re Description	
	e Functional Modes	
8 Applicatio	on Information Disclaimer	16
	ation Information	
	I Application	
	n Requirements	
	ed Design Procedure	
	ation Curve	
	t	
	d Documentation Support	
	ving Notification of Documentation Updates.	
	rt Resources	
	marks	
9.4 Electro	ostatic Discharge Caution	19
	ary	
	History	
	cal, Packaging, and Orderable	
	on	20



4 Pin Configuration and Functions

EN [1	$\mathbf{\nabla}$	16	FORCEOFF
C1+[2		15	
V+ [3		14	GND
C1-[4		13] DOUT
C2+ [5		12	FORCEON
C2-	6		11	DIN
V-[7		10	INVALID
RIN [8		9] ROUT

Figure 4-1. 16-Pin SSOP (DB) or TSSOP (PW) Packages, Top View




Figure 4-2. 16-pin VQFN (RGT) Package, Top View

	PIN			
NAME	DB or PW	RGT	TYPE	DESCRIPTION
C1+	2	16	—	Positive terminals of the voltage-doubler charge-pump capacitors
C2+	5	2	—	- Positive terminals of the voltage-doublet charge-pump capacitors
C1–	4	1	—	Negative terminals of the voltage-doubler charge-pump capacitors
C2–	6	3	—	negative terminals of the voltage-doubler charge-pump capacitors
DIN	11	8	I	Driver input
DOUT	13	10	0	RS-232 driver output
EN	1	14	I	Low input enables receiver ROUT output. High input sets ROUT to high impedance.
FORCEOFF	16	13	Ι	Automatic power-down control input
FORCEON	12	9	I	Automatic power-down control input
GND	14	11	GND	Ground
INVALID	10	7	0	Invalid output pin. Output is low when all RIN inputs are unpowered.
RIN	8	5	I	RS-232 receiver input
ROUT	9	6	0	Receiver output
V _{CC}	15	12	_	3V to 5.5V supply voltage
V+	3	15	0	5.5V supply generated by the charge pump
V–	7	4	0	-5.5V supply generated by the charge pump
Thermal Pad	None	Thermal Pad	-	Exposed thermal pad. Can be connected to GND or left floating.

Table 4-1. Pin Functions






Figure 4-3. DYY Package 16-Pin SOT-23-THN (Top View)

Table 4-2. Pin Functions

P	PIN		PIN		DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION				
C1+	2		Positive terminals of the voltage-doubler charge pump capacitors				
C2+	5		Positive terminals of the voltage-doublet charge pump capacitors				
C1–	4		Negative terminals of the voltage-doubler charge pump capacitors				
C2-	6		Regative terminals of the voltage-doubler charge pump capacitors				
DIN	11	I	Driver input				
DOUT	13	0	RS-232 driver output				
EN	1	I	Low input enables receiver ROUT output. High input sets ROUT to high impedance.				
FORCEOFF	16	I	Automatic power-down control input				
FORCEON	12	I	Automatic power-down control input				
GND	14	—	Ground				
INVALID	10	0	Invalid output pin. Output low when RIN input is unpowered.				
RIN	8	I	RS-232 receiver input				
ROUT	9	0	Receiver output				
V _{CC}	15	—	3V to 5.5V supply voltage				
V+	3	0	5.5V supply generated by the charge pump				
V–	7	0	–5.5V supply generated by the charge pump				



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		-0.3	6	V
V+	Positive output supply voltage range ⁽²⁾		-0.3	7	V
V–	Negative output supply voltage range ⁽²⁾		0.3	-7	V
V+ – V–	Supply voltage difference ⁽²⁾			13	V
Vi	Input voltage range	DIN, FORCEOFF, FORCEON, EN	-0.3	6	V
VI	input voltage lange	RIN	-25	25	v
V		DOUT	-13.2	13.2	V
Vo	Output voltage range	ROUT, INVALID	-0.3	V _{CC} + 0.3	v
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 All voltages are with respect to network GND.

5.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per	All pins except RIN and DOUT	±3000		
	Electrostatic discharge	ANSI/ESDA/JEDEC JS-001(1)	RIN and DOUT pins (RS232 ports)	±15000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	All pins	±1500	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings, IEC Specifications

NAME	TEST CONDITIONS	VALUE	UNIT
	IEC 61000-4-2 Contact Discharge ⁽¹⁾ ⁽²⁾	±8000	V
R _{IN} , D _{OUT} ⁽²⁾	IEC 61000-4-2 Air-Gap Discharge ⁽¹⁾ ⁽²⁾	±15000	v

(1) A minimum of 1-µF capacitor is required between VCC and GND to meet the specified IEC ESD level

(2) For optimized IEC ESD performance for DYY package, the recommendation is to have series resistor (≥ 50Ω), on all logic inputs directly connected to power or ground, to minimize the transient currents going into or out of the logic pins.



5.4 Recommended Operating Conditions

See Figure 8-1, and note (1)

				MIN	NOM	MAX	UNIT
	Supply voltage		V _{CC} = 3.3 V	3	3.3	3.6	V
	Supply voltage		V _{CC} = 5 V	4.5	5	5.5	v
V	/ _{IH} Driver and control high-level input voltage	DIN, FORCEOFF, FORCEON, EN	V _{CC} = 3.3 V	2			V
[∨] IH			V _{CC} = 5 V	2.4			v
VIL	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON, EN				0.8	V
VI	/I Driver and control input voltage DIN, FORCEOFF, FORCEON			0		5.5	V
VI	VI Receiver input voltage			-25		25	V
т	Operating free-air temperature	TRS3221EC		0		70	°C
T _A	Operating nee-an temperature	TRS3221EI		-40		85	C

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

5.5 Thermal Information

	THERMAL METRIC ⁽¹⁾	DB (SSOP)	PW (TSSOP)	RGT (VQFN)	DYY (SOT-23-THN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	105.8	110.9	52.1	120.0	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	51.9	41.7	60.6	56.8	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	57.6	57.2	26.8	51.3	°C/W
ΨJT	Junction-to-top characterization parameter	14.1	4.2	2.5	2.6	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	56.8	56.6	26.8	50.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	12.0	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) report, SPRA953.

5.6 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-1)

	PARAMETE	R	TEST CONDITIONS ⁽²⁾			TYP ⁽¹⁾	MAX	UNIT
I _I	Input leakage current	FORCEOFF, FORCEON, EN				±0.01	±1	μA
	Auto-powerdown disabled	1	No load, FORCEOFF and FORCEON at V _{CC}		0.3	1	mA	
I _{CC}	I _{CC} Supply current	Powered off	V _{CC} = 3.3 V or 5 V, T _A = 25°C	No load, FORCEOFF at GND		1	10	
		Auto-powerdown enabled		No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	μA

(1)

All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2)

5.7 Driver Section Electrical Characteristics

PARAMETER TEST CONDITIONS ⁽³⁾		MIN	TYP ⁽¹⁾	MAX	UNIT			
V _{OH}	High-level output voltage	DOUT at $R_L = 3 k\Omega$ to GND,	DIN = GND		5	5.4		V
V _{OL}	Low-level output voltage	DOUT at $R_L = 3 k\Omega$ to GND,	DIN = V _{CC}		-5	-5.4		V
I _{IH}	High-level input current	V _I = V _{CC}				±0.01	±1	μA
I_{IL}	Low-level input current	V _I = GND				±0.01	±1	μA
	Short-circuit output current ⁽²⁾	V _{CC} = 3.6 V,	V _O = 0 V			±35	±60	m۸
l _{OS}		V _{CC} = 5.5 V,	V _O = 0 V			±35	±60	mA
r _o	Output resistance	V_{CC} , V+, and V– = 0 V,	$V_0 = \pm 2 V$		300	10M		Ω
	Output leakage current	FORCEOFF = GND	V _O = ±12 V,	V _{CC} = 3 V to 3.6 V			±25	
Ioff		FORCEOFF - GND	$V_{\rm O} = \pm 10 \text{V},$	V_{CC} = 4.5 V to 5.5 V			±25	μA

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-1)

(1)

All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one (2) output should be shorted at a time.

(3) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

5.8 Driver Section Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-1)

	PARAMETER	TEST CONDITIONS ⁽³⁾			MIN	TYP ⁽¹⁾	MAX	UNIT
	Maximum data rate		RGT package	250	500			
			Figure 0-1	DB or PW package	150	250		kbit/s
t _{sk(p)}	Pulse skew ⁽²⁾	C _L = 1000 pF,	$R_L = 3 k\Omega$ Figure 6-2	RGT package		50		
		C _L = 150 pF to 2500 pF,	$R_L = 3 k\Omega$ to 7 kΩ, See Figure 6-2	DB or PW package		100		ns
	Slew rate,	V _{CC} = 3.3 V,	C _L = 150 pF to 1000 p		6		30	
SR(tr)	transition region (see Figure 6-1)	$R_L = 3 k\Omega$ to 7 kΩ $C_L = 150 \text{ pF to } 2500 \text{ pF}$		F	4		30	V/µs

(1)

(2)

All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device. Test conditions are C1–C4 = 0.1 µF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 µF, C2–C4 = 0.33 µF at V_{CC} = 5 V ± 0.5 V. (3)

5.9 Receiver Section Electrical Characteristics

	PARAMETER	TEST CONDITIONS ⁽²⁾	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1 mA	V _{CC} - 0.6	V _{CC} - 0.1		V
V _{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
V	Positive-going input threshold voltage	V _{CC} = 3.3 V		1.6	2.4	V
V _{IT+}	Toshive-going input theshold voltage	V _{CC} = 5 V		1.9	2.4	v
	Negative-going input threshold voltage	V _{CC} = 3.3 V	0.6	1.1		V
V _{IT-}		$V_{CC} = 5 V$	0.8	1.4		v
V _{hys}	Input hysteresis (V _{IT+} – V _{IT-})			0.5		V
I _{off}	Output leakage current	EN = V _{CC}		±0.05	±10	μA
r _i	Input resistance	$V_1 = \pm 3 V \text{ to } \pm 25 V$	3	5	7	kΩ

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-1)

(1)

All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2)

5.10 Receiver Section Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-1)

	PARAMETER	TEST CON	TYP ⁽¹⁾	UNIT	
t _{PLH}	Propagation delay time, low- to high-level output	$C_L = 150 \text{ pF}$, See Figure	RGT package	100	ns
		6-3		150	
t _{PHL}	Propagation delay time, high- to low-level output	$C_L = 150 \text{ pF}$, See Figure	RGT package	125	ns
		6-3	DB or PW package	150	
t _{en}	Output enable time	$C_{L} = 150 \text{ pF}, R_{L} = 3 \text{ k}\Omega, S$	See Figure 6-4	200	ns
t _{dis}	Output disable time	$C_{L} = 150 \text{ pF}, R_{L} = 3 \text{ k}\Omega, S$	See Figure 6-4	200	ns
t _{sk(p)}	Pulse skew ⁽²⁾	See Figure 6-3	RGT package	25	ns
			DB or PW package	50	



5.11 Auto-Powerdown Section Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6-5)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
V _{T+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$		2.7	V
V _{T-(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-2.7		V
V _{T(invalid)}	Receiver input threshold for I NVALID low-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-0.3	0.3	V
V _{OH}	INVALID high-level output voltage	$I_{OH} = -1 \text{ mA}, \text{ FORCEOR}$ FORCEOFF = V_{CC}	N = GND,	V _{CC} - 0.6		V
V _{OL}	INVALID low-level output voltage	I_{OL} = 1.6 mA, FORCEO FORCEOFF = V _{CC}	N = GND,		0.4	V

5.12 Auto-Powerdown Section Switching Characteristics


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6-5)

	PARAMETER	TYP ⁽¹⁾	UNIT
t _{valid}	Propagation delay time, low- to high-level output	1	μs
t _{invalid}	Propagation delay time, high- to low-level output	30	μs
t _{en}	Supply enable time	100	μs

(1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.


5.13 Typical Characteristics


 V_{CC} = 3.3 V and T_A = 25 °C unless specified otherwise.






6 Parameter Measurement Information





B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.


Figure 6-1. Driver Slew Rate



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.


Figure 6-2. Driver Pulse Skew



B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 6-3. Receiver Propagation Delay Times






NOTES: A. C_L includes probe and jig capacitance.

- B. The pulse generator has the following characteristics: $Z_0 = 50 \ \Omega$, 50% duty cycle, $t_r \le 10 \text{ ns}$, $t_f \le 10 \text{ ns}$.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- D. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 6-4. Receiver Enable and Disable Times





NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 5 kbit/s, Z_0 = 50 Ω , 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.

Figure 6-5. INVALID Propagation Delay Times and Driver Enabling Time



7 Detailed Description


7.1 Overview

The TRS3221E device is a one-driver and one-receiver RS-232 interface device. The RS-232 input and output are protected up to ± 15 kV using the Human-Body Model. The charge pump requires only four small 0.1μ F capacitors for operation from a 3.3V supply. The TRS3221E device is capable of running at data rates up to 250kbps while maintaining RS-232-compliant output levels.

Automatic power down can be disabled when FORCEON and FORCEOFF are high. With automatic power down plus enabled, the device activates automatically when a valid signal is applied to any receiver input. The device can automatically power down the driver to save power when the RIN input is unpowered.

 $\overline{\text{INVALID}}$ is high (valid data) if receiver input voltage is greater than 2.7V or less than -2.7V, or has been between -0.3V and 0.3V for less than 30µs. $\overline{\text{INVALID}}$ is low (invalid data) if receiver input voltages are between -0.3V and 0.3V for more than 30µs. Refer to Figure 6-5 for receiver input levels.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V– pins using a charge pump that requires four external capacitors. The automatic power-down feature for the driver is controlled by FORCEON and FORCEOFF inputs. The receiver is controlled by the EN input (see Table 7-1 and Table 7-2).

When the device is unpowered, it can be safely connected to an active remote RS232 device.

7.3.2 RS232 Driver

One driver interfaces standard logic level to RS232 levels. DIN input must be valid high or low.

7.3.3 RS232 Receiver

One receiver interfaces RS232 levels to standard logic levels. An open input results in a high output on ROUT. RIN input includes an internal standard RS232 load. A logic high input on the $\overline{\text{EN}}$ pin shuts down the receiver output.

7.3.4 RS232 Status

The INVALID output goes low when RIN input is unpowered for more than 30 μ s. The INVALID output goes high when the receiver has a valid input. The INVALID output is active when V_{cc} is powered regardless of FORCEON and FORCEOFF inputs (see Table 7-3).



7.4 Device Functional Modes

	Table 7-1. Driver							
		INPUTS ⁽¹⁾		OUTPUT				
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS			
X	Х	L	Х	Z	Powered off			
L	Н	Н	Х	н	Normal operation with			
Н	Н	Н	Х	L	automatic power down disabled			
L	L	Н	Yes	Н	Normal operation with			
Н	L	Н	Yes	L	automatic power down enabled			
L	L	Н	No	Z	Powered off by			
Н	L	Н	No	Z	automatic power-down feature			

(1) H = high level, L = low level, X = irrelevant, Z = high impedance, Yes = |RIN| > 2.7 V, No = |RIN| < 0.3 V

Table 7-2. Receiver

	INPUTS ⁽¹⁾			
RIN	ĒN	VALID RIN RS-232 LEVEL	ROUT	RECEIVER STATUS
X	Н	Х	Z	Output off
L	L	Х	Н	
Н	L	Х	L	Normal operation
Open	L	No	Н	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off Table 7.3 INVALID

Table 7-3. INVALID							
	INPUTS ⁽¹⁾						
RIN	FORCEON	FORCEOFF	EN	INVALID			
L	X	Х	X	н			
Н	X	Х	Х	Н			
Open	X	Х	X	L			

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off




Figure 7-1. Logic Diagram



8 Application Information Disclaimer

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TRS3221E device is designed to convert single-ended signals into RS232-compatible signals, and RS232-compatible signals into single-ended signals.

This device can be used in any application where an RS232 line driver or receiver is required. One benefit of this device is its ESD protection, which helps protect other components on the board when the RS232 lines are tied to a physical connector

8.2 Typical Application



- A. C3 can be connected to V_{CC} or GND.
- B. Resistor values shown are nominal.
- C. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they must be connected as shown.
- D. See Table 8-1 for capacitor values.

Figure 8-1. Typical Operating Circuit and Capacitor Values



8.3 Design Requirements

- Recommended V_{CC} is 3.3V or 5V
 - 3V to 5.5V is also possible
 - Maximum recommended bit rate is 250kbps
 - Use capacitors as shown in Figure 8-1 and Table 8-1

V _{cc}	C1	C2, C3, and C4			
3.3V ± 0.3V	0.1µF	0.1µF			
5V ± 0.5V	0.047µF	0.33µF			
3V to 5.5V	0.1µF	0.47µF			

Table 8-1. V_{CC} versus Capacitor Values

8.4 Detailed Design Procedure

For proper operation, add capacitors as shown in Figure 8-1 and Table 8-1.

- DIN, FORCEOFF and FORCEON inputs must be connected to valid low or high logic levels
- Select capacitor values based on V_{CC} level for best performance

ROUT and DIN connect to UART or general purpose logic lines. FORCEON and $\overline{\text{FORCEOFF}}$ may be connected general purpose logic lines or tied to ground or V_{CC}. INVALID may be connected to a general purpose logic line or left unconnected. RIN and DOUT lines connect to a RS232 connector or cable. DIN, FORCEON, and FORCEOFF inputs must not be left unconnected.

8.5 Application Curve

 $V_{CC}\xspace$ of 3.3V and 250kbps alternative bit data stream




Figure 8-2. 250kbps Driver to Receiver Loopback Timing Waveform, V_{CC} = 3.3V

Power Supply Recommendations

V_{CC} must be between 3V and 5.5V. Charge pump capacitors must be chosen using Table 8-1.




8.6 Layout

8.6.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes, which have the fastest rise and fall times.

8.6.2 Layout Example







9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Revision B (July 2021) to Revision C (December 2024)	Page
•	Changed the Device Information table to the Package Information table	1
•	Added the SOT-23-THN (DYY) package to the data sheet	1
•	Added Note 2 to the ESD Ratings, IEC Specifications	

С	hanges from Revision A (December 2020) to Revision B (July 2021)	Page
•	Changed the Applications list	1
	Changed the table note for the ESD Ratings, IEC Specifications to make it applicable to all packages	
•	Changed the thermal information for PW and DB packages	6

Changes from Revision * (June 2007) to Revision A (December 2020)

Page

•	Added ESD Ratings, ESD Ratings, IEC Specifications tables, Thermal Information table, Typical	_
	Characteristics section, Detailed Description section, Application and Implementation section, Power Supply	,
	Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,	
	Packaging, and Orderable Information section.	1
•	Deleted Ordering Information table	
	Added the RGT (VQFN-16) package pinout	



- Added data rate and t_{sk(p)} rows for the RGT package in *Driver Section Switching Characteristics* table7

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TRS3221ECDBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RS21EC	Samples
TRS3221ECPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RS21EC	Samples
TRS3221EIDB	OBSOLETE	SSOP	DB	16		TBD	Call TI	Call TI	-40 to 85	RS21EI	
TRS3221EIDBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS21EI	Samples
TRS3221EIDYYR	ACTIVE	SOT-23-THIN	DYY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS21EI	Samples
TRS3221EIPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS21EI	Samples
TRS3221EIRGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3221	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3221ECDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
TRS3221ECPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TRS3221ECPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TRS3221EIDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
TRS3221EIDYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TRS3221EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TRS3221EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TRS3221EIRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

26-Dec-2024



All ulmensions are norminal								
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TRS3221ECDBR	SSOP	DB	16	2000	356.0	356.0	35.0	
TRS3221ECPWR	TSSOP	PW	16	2000	367.0	367.0	35.0	
TRS3221ECPWR	TSSOP	PW	16	2000	356.0	356.0	35.0	
TRS3221EIDBR	SSOP	DB	16	2000	356.0	356.0	35.0	
TRS3221EIDYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8	
TRS3221EIPWR	TSSOP	PW	16	2000	356.0	356.0	35.0	
TRS3221EIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0	
TRS3221EIRGTR	VQFN	RGT	16	3000	367.0	367.0	35.0	

PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DB0016A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



DB0016A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0016A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.




^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DYY0016A

PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA




DYY0016A

EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DYY0016A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



GENERIC PACKAGE VIEW

VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RGT0016C



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGT0016C

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGT0016C

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated