


ISOLATED FEEDBACK GENERATOR

Check for Samples: UC2901-EP

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Amplitude-Modulation System for Transformer Coupling an Isolated Feedback Error Signal
- Low-Cost Alternative to Optical Couplers
- Internal 1% Reference and Error Amplifier
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Internal Carrier Oscillator Usable to 5 MHz
- Modulator Synchronizable to an External Clock
- Loop Status Monitor



N/C = No internal connection

DESCRIPTION

The UC2901 is designed to solve many of the problems associated with closing a feedback control loop across a voltage isolation boundary. As a stable and reliable alternative to an optical coupler, UC2901 features an amplitude modulation system that allows a loop error signal to be coupled with a small RF transformer or capacitor.

The programmable, high-frequency oscillator within the UC2901 permits the use of smaller, less-expensive transformers, which can readily be built to meet the isolation requirements of today's line-operated power systems. As an alternative to RF operation, the external clock input to these devices allows synchronization to a system clock or to the switching frequency of an SMPS.

An additional feature is a status monitoring circuit that provides an active low output when the sensed error voltage is within ±10% of the reference. The DRIVERA output, DRIVERB output, and STATUS output are disabled until the input supply has reached a sufficient level to allow proper operation of the device.

Because these devices also can be used as a DC driver for optical couplers, the benefits of 4.5 V to 40 V supply operation, a 1% accurate reference, and a high-gain general-purpose amplifier offer advantages, even though an AC system may not be desired.

ORDERING INFORMATION

T _A PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-55°C to 125°C	D (SOIC)	UC2901MDREP	UC2901MEP		


⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



UC2901 SIMPLIFIED SCHEMATIC



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input supply voltage		40	V
	Reference output current		-10	mA
	Driver output current		-35	mA
	Status indicator voltage		40	V
	Status indicator current		20	mA
	External clock input		40	V
	Error amplifier inputs	-0.5	35	V
	Power dissipation at T _A = 25°C		1000	mW
	Operating junction temperature range	- 55	150	°C
	Storage temperature range (2)	-65	150	°C
	Lead temperature (soldering, 10 seconds)		300	°C

⁽¹⁾ Voltages are referenced to ground, pin 7. Currents are positive into, and negative out of the specified terminal.

⁽²⁾ Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.



DISSIPATION RATING TABLE - FREE-AIR TEMPERATURE

PACKAGE	AIR FLOW (CFM)	T _A ≤25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A =125°C POWER RATING
D	0	1000 mW	8 mW/°C	630 mW	510 mW	180 mW


Electrical Characteristics


over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference Section	,			"	
.	T _A = 25°C	1.485	1.5	1.515	.,
Output voltage	$T_{MIN} \le T_A \le T_{MAX}$	1.470	1.5	1.530	V
Line regulation	V _{IN} = 4.5 to 35 V		2	10	mV
Load regulation	I _{OUT} = 0 to 5 mA		4	10	mV
Short-circuit current	T _A = 25°C		-35	-55	mA
Error Amplifier Section (To Compen	sation Terminal)			"	
Input offset voltage	V _{CM} = 1.5 V		1	4	mV
Input bias current	V _{CM} = 1.5 V		-1	-3	μΑ
Input offset current	V _{CM} = 1.5 V		0.1	1	μΑ
Small-signal open-loop gain		40	60		dB
CMRR	V _{CM} = 0.5 V to 7.5 V	60	80		dB
PSRR	V _{IN} = 5 V to 25 V	80	100		dB
Output swing, ΔV _O		0.4	0.7		V
Maximum sink current		90	150		μΑ
Maximum source current		-2	-3		mA
Gain bandwidth product			1		MHz
Slew rate			0.3		V/μs
Modulators/Drivers Section (From C	ompensation Terminal)	-		+	
Voltage gain		11	12	13	dB
Output swing		±1.6	±2.8		V
Driver sink current		500	700		μΑ
Driver source current		-15	-35		mA
Gain bandwidth product			25		MHz
Oscillator Section		-		+	
	T _A = 25°C	140	150	160	kHz
Initial accuracy	$T_{MIN} \le T_A \le T_{MAX}$	130		170	kHz
Line sensitivity	V _{IN} = 5 V to 35 V		0.15	0.35	%/V
Maximum frequency	R _T = 10 K, C _T = 10 pF		5		MHz
External clock low threshold	Pin 1 (C _T) = V _{IN}	0.5			V
External clock high threshold	Pin 1 (C _T) = V _{IN}			1.6	V
Status Indicator Section					
Input voltage window	At E/A inputs, V _{CM} = 1.5 V	±135	±150	±165	mV
Saturation voltage	E/A Δinput = 0 V, I _{SINK} = 1.6 mA			0.45	V
Maximum output current	Pin 13 = 3 V, E/A Δ input = 0 V	8	15		mA
Leakage current	Pin 13 = 40 V, E/A Δ input = 0.2 V		0.05	1	μΑ
Supply current	V _{IN} = 35 V		5	8	mA
UVLO Section		,		"	
Drivers-enabled threshold	At input supply V _{IN}		3.9	4.5	V
Status output-enabled threshold	At input supply V _{IN}		3.9	4.5	V
Change in reference output	When VIN reaches UVLO threshold		-2	-30	mV

Submit Documentation Feedback







Note: Transformer Data: N1 = N2 = 20 TAWG 26 Core = Ferroxcube 3E2A Ferrite, 0.5" O.D. Toroid Carrier Frequency = 1 Mhz

Figure 1. Transformer-Coupled Open-Loop Transfer Function




Figure 2. Oscillator Frequency




Figure 3. Typical Driver Output Swing vs
Temperature



APPLICATION INFORMATION

The error amplifier compensation terminal, pin 12, is intended as a source of feedback to the amplifier's inverting input at pin 11. For most applications, a series DC blocking capacitor should be part of the feedback network. The amplifier is compensated internally for unity feedback.

The waveform at the driver outputs is a squarewave, with an amplitude that is proportional to the error amplifier input signal. There is a fixed 12 dB of gain from the error amplifier compensation pin to the modulator driver outputs. The frequency of the output waveform is controlled by either the internal oscillator or an external clock signal.

With the internal oscillator, the squarewave has a fixed 50% duty cycle. If the internal oscillator is disabled by connecting pin 1, C_R , to V_{IN} , then the frequency and duty cycle of the output is determined by the input clock waveform at pin 2. If the oscillator remains disabled, and there is not clock input at pin 2, there will be a linear 12-dB signal gain to one or the other of the driver outputs, depending on the DC state of pin 2.

The driver outputs are emitter followers that source a minimum of 15 mA of current. The sink current, internally limited at 700 mA, can be increased by adding resistors to ground at the driver outputs.




Figure 4. Transformer-Coupled Feedback

Copyright © 2006–2010, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 5. Feedback-Coupled at Switching Frequency




Figure 6. Optically-Coupled DC Feedback

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UC2901MDREP	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	UC2901MEP	Samples
V62/07609-01XE	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	UC2901MEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

OTHER QUALIFIED VERSIONS OF UC2901-EP:

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Sep-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2901MDREP	SOIC	D	14	2500	330.0	16.4	6.55	9.05	2.1	8.0	16.0	Q1

www.ti.com 6-Sep-2018



*All dimensions are nominal

Device	Package Type	Package Drawing Pins		SPQ	Length (mm)	Width (mm)	Height (mm)	
UC2901MDREP	SOIC	D	14	2500	346.0	346.0	33.0	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated