

# TMUX1308A-Q1 and TMUX1309A-Q1 Functional Safety FIT Rate, FMD and Pin FMA

---



## Table of Contents

<b>1 Overview</b> .....	2
<b>2 Functional Safety Failure In Time (FIT) Rates</b> .....	3
2.1 TSSOP Package.....	3
<b>3 Failure Mode Distribution (FMD)</b> .....	4
<b>4 Pin Failure Mode Analysis (Pin FMA)</b> .....	5
4.1 TMUX1308A-Q1 TSSOP Package.....	5
4.2 TMUX1309A-Q1 TSSOP Package.....	8

### Trademarks


All trademarks are the property of their respective owners.

## 1 Overview

This document contains information for the TMUX1308A-Q1 and TMUX1309A-Q1 (TSSOP package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.



**Figure 1-1. Functional Block Diagram**

The TMUX1308A-Q1 and TMUX1309A-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

## 2 Functional Safety Failure In Time (FIT) Rates

### 2.1 TSSOP Package

This section provides functional safety failure in time (FIT) rates for the TSSOP package of the TMUX1308A-Q1 and TMUX1309A-Q1 based on two different industry-wide used reliability standards:

- [Table 2-1](#) provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- [Table 2-2](#) provides FIT rates based on the Siemens Norm SN 29500-2

**Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11**

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 <sup>9</sup> Hours)
Total component FIT rate	13
Die FIT rate	3
Package FIT rate	9

The failure rate and mission profile information in [Table 2-1](#) comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: Motor control from table 11
- Power dissipation: 100mW
- Climate type: World-wide table 8
- Package factor (lambda 3): Table 17b
- Substrate material: FR4
- EOS FIT rate assumed: 0 FIT

**Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2**

Table	Category	Reference FIT Rate	Reference Virtual T <sub>J</sub>
5	BICMOS ASICs Analog and Mixed =<50 V supply	20 FIT	55°C

The reference FIT rate and reference virtual T<sub>J</sub> (junction temperature) in [Table 2-2](#) come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

### 3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the TMUX1308A-Q1 and TMUX1309A-Q1 in [Table 3-1](#) comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

**Table 3-1. Die Failure Modes and Distribution**

Die Failure Modes	Failure Mode Distribution (%)
MUX no output (HIZ)	20
MUX channel stuck on	10
MUX channel stuck off	10
MUX functional out of specification voltage or timing	60

## 4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TMUX1308A-Q1 and TMUX1309A-Q1 (TSSOP packages). The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see [Table 4-2](#) and [Table 4-6](#).)
- Pin open-circuited (see [Table 4-3](#) and [Table 4-7](#))
- Pin short-circuited to an adjacent pin (see [Table 4-4](#) and [Table 4-8](#))
- Pin short-circuited to supply (see [Table 4-5](#) and [Table 4-9](#))

[Table 4-2](#) through [Table 4-9](#) also indicate how these pin conditions can affect the device as per the failure effects classification in [Table 4-1](#).

**Table 4-1. TI Classification of Failure Effects**


Class	Failure Effects
A	Potential device damage that affects functionality
B	No device damage, but loss of functionality
C	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- The absolute maximum ratings in the device datasheet are not exceeded

### 4.1 TMUX1308A-Q1 TSSOP Package

[Figure 4-1](#) shows the TMUX1308A-Q1 pin diagram for the TSSOP package. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the TMUX1308A-Q1 data sheet.



**Figure 4-1. Pin Diagram (TSSOP) Package**

**Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
S4	1	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S6	2	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
D	3	Corruption of the signal passed onto the S pins. If there is no limiting resistor in the switch path, then device damage is possible.	A
S7	4	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S5	5	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
$\overline{\text{EN}}$	6	$\overline{\text{EN}}$ stuck low. Can no longer deactivate the device without power down.	B
NC	7	No effect, unconnected pin.	D
GND	8	No effect, normal operation.	D
A2	9	Address stuck low. Cannot control switch states.	B
A1	10	Address stuck low. Cannot control switch states.	B
A0	11	Address stuck low. Cannot control switch states.	B
S3	12	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S0	13	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S1	14	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S2	15	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
VDD	16	Device is not powered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is plausible.	A

**Table 4-3. Pin FMA for Device Pins Open-Circuited**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
S4	1	Corruption of the signal passed onto the D pin.	B
S6	2	Corruption of the signal passed onto the D pin.	B
D	3	Corruption of the signal passed onto the S pins.	B
S7	4	Corruption of the signal passed onto the D pin.	B
S5	5	Corruption of the signal passed onto the D pin.	B
$\overline{\text{EN}}$	6	Control of the $\overline{\text{EN}}$ pin is lost. Cannot deactivate switch. Defaults to switches deactivated.	B
NC	7	No effect, unconnected pin.	D
GND	8	Device not powered. Device not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible.	A
A2	9	Control of the address pin is lost. Cannot control switch.	B
A1	10	Control of the address pin is lost. Cannot control switch.	B
A0	11	Control of the address pin is lost. Cannot control switch.	B
S3	12	Corruption of the signal passed onto the D pin.	B
S0	13	Corruption of the signal passed onto the D pin.	B
S1	14	Corruption of the signal passed onto the D pin.	B
S2	15	Corruption of the signal passed onto the D pin.	B
VDD	16	Device is not powered. Device is not functional.	B

**Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin**


Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
S4	1	S6	Possible corruption of the signal passed onto the D pin.	B
S6	2	D	Possible corruption of the signal passed onto the SX and D pin.	B
D	3	S7	Possible corruption of the signal passed onto the SX and D pin.	B
S7	4	S5	Possible corruption of the signal passed onto the D pin.	B
S5	5	$\overline{EN}$	Possible corruption of the signal passed onto the D pin. Switch state is undefined.	B
$\overline{EN}$	6	NC	No connect pin electrically floating, no effect.	D
NC	7	GND	No connect pin electrically floating, no effect.	D
GND	8	A2	Not considered, corner pin.	D
A2	9	A1	Control of the switch state is lost.	B
A1	10	A0	Control of the switch state is lost.	B
A0	11	S3	Possible corruption of the signal passed onto the D pin. Control of the switch state is lost.	B
S3	12	S0	Possible corruption of the signal passed onto the D pin.	B
S0	13	S1	Possible corruption of the signal passed onto the D pin.	B
S1	14	S2	Possible corruption of the signal passed onto the D pin.	B
S2	15	VDD	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
VDD	16	S4	Not considered, corner pin.	D

**Table 4-5. Pin FMA for Device Pins Short-Circuited to VDD**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
S4	1	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S6	2	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
D	3	Corruption of the signal passed onto the S pins. If there is no limiting resistor in the switch path, then device damage is possible.	A
S7	4	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S5	5	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
$\overline{EN}$	6	$\overline{EN}$ stuck high. Can no longer enable the device.	B
NC	7	No effect, unconnected pin.	D
GND	8	Device is not powered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is plausible.	A
A2	9	Address stuck high. Cannot control switch states.	B
A1	10	Address stuck high. Cannot control switch states.	B
A0	11	Address stuck high. Cannot control switch states.	B
S3	12	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S0	13	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S1	14	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S2	15	Corruption of the signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
VDD	16	No effect, normal operation.	D

## 4.2 TMUX1309A-Q1 TSSOP Package

Figure 4-2 shows the TMUX1309A-Q1 pin diagram for the TSSOP package. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the TMUX1309A-Q1 data sheet.



**Figure 4-2. Pin Diagram (TSSOP Package)**

**Table 4-6. Pin FMA for Device Pins Short-Circuited to Ground**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
S0B	1	Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S2B	2	Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
DB	3	Corruption of signal passed onto the SxB pins. If there is no limiting resistor in the switch path, then device damage is possible.	A
S3B	4	Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S1B	5	Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
$\overline{\text{EN}}$	6	$\overline{\text{EN}}$ Stuck low. Can no longer deactivate the device without power down.	B
NC	7	No effect, unconnected pin.	D
GND	8	No effect, normal operation.	D
A1	9	Address stuck low. Cannot control switch states.	B
A0	10	Address stuck low. Cannot control switch states.	B
S3A	11	Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S0A	12	Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
DA	13	Corruption of signal passed onto the SxA pins. If there is no limiting resistor in the switch path, then device damage is possible.	A
S1A	14	Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S2A	15	Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
VDD	16	Device is not powered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is plausible.	A



**Table 4-7. Pin FMA for Device Pins Open-Circuited**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
S0B	1	Corruption of signal passed onto the DB pin.	B
S2B	2	Corruption of signal passed onto the DB pin.	B
DB	3	Corruption of signal passed onto the SxB pins.	B
S3B	4	Corruption of signal passed onto the DB pin.	B
S1B	5	Corruption of signal passed onto the DB pin.	B
$\overline{\text{EN}}$	6	Control of the $\overline{\text{EN}}$ pin is lost. Cannot deactivate switch. Defaults to switches deactivated.	B
NC	7	No effect, unconnected pin.	D
GND	8	Device is not powered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is possible.	A
A1	9	Control of the address pin is lost. Cannot control switch.	B
A0	10	Control of the address pin is lost. Cannot control switch.	B
S3A	11	Corruption of signal passed onto the DA pin.	B
S0A	12	Corruption of signal passed onto the DA pin.	B
DA	13	Corruption of signal passed onto the SxA pin.	B
S1A	14	Corruption of signal passed onto the DA pin.	B
S2A	15	Corruption of signal passed onto the DA pin.	B
VDD	16	Device is not powered. Device is not functional.	B

**Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin**

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
S0B	1	S2B	Possible corruption of signal passed onto the DB pin.	B
S2B	2	DB	Possible corruption of signal passed onto the SxB and DB pin.	B
DB	3	S3B	Possible corruption of signal passed onto the SxB and DB pin.	B
S3B	4	S1B	Possible corruption of signal passed onto the DB pin.	B
S1B	5	$\overline{\text{EN}}$	Possible corruption of signal passed onto the DB pin. Switch state is undefined.	B
$\overline{\text{EN}}$	6	NC	No connect pin electrically floating, no effect.	D
NC	7	GND	No connect pin electrically floating, no effect.	D
GND	8	A1	Not considered, corner pin.	D
A1	9	A0	Control of the switch state is lost.	B
A0	10	S3A	Possible corruption of signal passed onto the DA pin. Control of the switch state is lost.	B
S3A	11	S0A	Possible corruption of signal passed onto the DA pin.	B
S0A	12	DA	Possible corruption of signal passed onto the SxA and DA pin.	B
DA	13	S1A	Possible corruption of signal passed onto the SxA and DA pin.	B
S1A	14	S2A	Possible corruption of signal passed onto the DA pin.	B
S2A	15	VDD	Corruption of signal passed onto the D pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
VDD	16	S0B	Not considered, corner pin.	D

**Table 4-9. Pin FMA for Device Pins Short-Circuited to VDD**

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
S0B	1	Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S2B	2	Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
DB	3	Corruption of signal passed onto the SxB pins. If there is no limiting resistor in the switch path, then device damage is possible.	A
S3B	4	Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S1B	5	Corruption of signal passed onto the DB pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
$\overline{\text{EN}}$	6	$\overline{\text{EN}}$ stuck high. Can no longer enable the device.	B
NC	7	No effect, unconnected pin.	D
GND	8	Device is not powered. Device is not functional. Observe that the absolute maximum ratings for all pins of the device are met, otherwise device damage is plausible.	A
A1	9	Address stuck high. Cannot control switch states.	B
A0	10	Address stuck high. Cannot control switch states.	B
S3A	11	Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S0A	12	Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
DA	13	Corruption of signal passed onto the SxA pins. If there is no limiting resistor in the switch path, then device damage is possible.	A
S1A	14	Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
S2A	15	Corruption of signal passed onto the DA pin. If there is no limiting resistor in the switch path, then device damage is possible.	A
VDD	16	No effect, normal operation.	D

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated