

Andreas Mueller

Switched Regulators - Low Voltage Buck

Overview

This document contains the pin failure mode analysis (pin FMA) information for the TLV62085.

Figure 1 is showing the device functional-block diagram for reference.




Figure 1. Functional Block Diagram

Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TLV62085. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see [Table 2](#))
- Pin open-circuited (see [Table 3](#))
- Pin short-circuited to an adjacent pin (see [Table 4](#))
- Pin short-circuited to VIN (see [Table 5](#))

Table 2 through Table 5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 1.

Table 1. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality.
B	No device damage, but loss of functionality.
C	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Figure 2 is showing the TLV62085 pin diagram. For a detailed description of the device pins, see the [TLV62085 High Efficiency 3-A Step-Down Converter in 2-mm × 2-mm VSON Package Data Sheet](#).




Figure 2. Pin Diagram

The following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- The device is operating in the typical application, see the [TLV62085 High Efficiency 3-A Step-Down Converter in 2-mm × 2-mm VSON Package Data Sheet](#).

Table 2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
EN	1	Device is not enabled	B
PG	2	Loss of PG functionality	B
FB	3	Output voltage not regulated; device enters 100% duty cycle or current limit operations	B
VOS	4	Output voltage not regulated; device enters 100% duty cycle or current limit operations	B
GND	5	Intended functionality	D
SW	6	Device not functional	A
VIN	7	Devices does not power up	A

Table 3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
EN	1	Internal pull-down keeps this pin low; device disabled	B
PG	2	Loss of PG functionality	B
FB	3	Undetermined behavior of pin FB; open loop operation; output voltage not regulated.	B
VOS	4	Reduced transient performance. No output discharge available. Potentially reduced current limit.	B
GND	5	Incorrect device functionality	B
SW	6	Device not functional; open loop operations; no output voltage	B
VIN	7	Devices does not power up	B

Table 4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
EN	1	PG	2	Undetermined device operation; device may or may not power up	B
PG	2	FB	3	Incorrect device functionality due to disturbed feedback path	B
PG	2	SW	6	Potential device damaged for the internal open-drain pulldown; loss of PG indication	A
FB	3	VOS	4	Device regulates to 0.8V output voltage only	B
FB	3	SW	6	Incorrect device functionality due to disturbed feedback path	B
GND	5	FB	3	Output voltage not regulated; device enters 100% duty cycle or current limit operations	B
GND	5	VOS	4	Output voltage not regulated; device enters 100% duty cycle or current limit operations	B
GND	5	SW	6	Device not functional	A
VIN	7	EN	1	Device enabled for $VIN \geq V_{UVLO}$ and $VIN \geq VIN_{min}$	B
VIN	7	SW	6	Device not functional	A

Table 5. Pin FMA for Device Pins Short-Circuited to VIN

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
EN	1	Device enabled for $VIN \geq V_{UVLO}$ and $VIN \geq VIN_{min}$	B
PG	2	Potential device damaged for the internal open-drain pulldown	A
FB	3	Output voltage not regulated; output voltage is regulated to 0V	B
VOS	4	Output voltage not regulated	A
GND	5	Device does not power up	A
SW	6	Device not functional	A
VIN	7	Intended functionality	D

Trademarks

All trademarks are the property of their respective owners.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated