

*RM48x Microcontroller*

**Silicon Revision C**

# **Silicon Errata**



Literature Number: SPNZ196G  
February 2013–Revised May 2016

<b>1</b>	<b>Device Nomenclature.....</b>	<b>4</b>
<b>2</b>	<b>Revision Identification .....</b>	<b>5</b>
<b>3</b>	<b>Known Design Exceptions to Functional Specifications .....</b>	<b>6</b>
<b>4</b>	<b>Revision History .....</b>	<b>63</b>

## List of Figures

1	Device Revision Code Identification.....	5
2	Shared Input Channel in "Open" State.....	9
3	Example ADC1/ADC2 Channel Connection.....	10

## List of Tables

1	Known Design Exceptions to Functional Specifications .....	6
2	Revision History from Errata Document Revision F to Revision G .....	63

## *RM48x Microcontroller*

---

---

---

This document describes the known exceptions to the functional specifications for the device.

### **1 Device Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MCU devices. Each MCU commercial family member has one of three prefixes: X, P, or NULL [blank] (for example, xRM48L952). These prefixes represent evolutionary stages of product development from engineering prototypes (X) through fully qualified production devices (NULL[blank]).

Device development evolutionary flow:

- X** — Experimental device that is not necessarily representative of the final device's electrical specifications.
- P** — Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification.
- NULL** — Fully-qualified production device.

X and P devices are shipped against the following disclaimer:


"Developmental product is intended for internal evaluation purposes."

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

## 2 Revision Identification

Figure 1 provides examples of the RM48Lx device markings. The device revision can be determined by the symbols marked on the top of the device.



**Figure 1. Device Revision Code Identification**

### 3 Known Design Exceptions to Functional Specifications

The following table lists the known exceptions to the functional specifications for the device.

**Table 1. Known Design Exceptions to Functional Specifications**

Title	Page
<b>ADC#1</b> — Injecting current into an input channel shared between the two ADCs causes a DC offset in conversion results of other channels .....	9
<b>AHB_ACCES_PORT#3 (ARM ID-529470)</b> — Debugger may display unpredictable data in the memory browser window if a system reset occurs .....	12
<b>CORTEX-R4#26 (ARM ID-577077)</b> — Thumb STREXD Treated As NOP If Same Register Used For Both Source Operands .....	13
<b>CORTEX-R4#27 (ARM ID-412027)</b> — Debug Reset Does Not Reset DBGDSCR When In Standby Mode .....	14
<b>CORTEX-R4#33 (ARM ID-452032)</b> — Processor Can Deadlock When Debug Mode Enables Cleared .....	15
<b>CORTEX-R4#46 (ARM ID-599517)</b> — CP15 Auxiliary ID And Prefetch Instruction Accesses Are UNDEFINED .....	16
<b>CORTEX-R4#54 (ARM ID-639819)</b> — An instruction which causes a data watchpoint to match is incorrectly traced when Debugging mode is set to Monitor-mode. ....	17
<b>CORTEX-R4#55 (ARM ID-722412)</b> — CPACR.ASEDIS and CPACR.D32DIS return incorrect value when implementation includes floating point unit. ....	18
<b>CORTEX-R4#56 (ARM ID-736960)</b> — Debug Halt Exceptions Always Shown As Cancelling On ETM Interface .....	19
<b>CORTEX-R4#57 (ARM ID-737195)</b> — Conditional VMRS APSR_Nzcv, FPSCR May Evaluate With Incorrect Flags ...	20
<b>CORTEX-R4#58 (ARM ID-726554)</b> — DBGDSCR.Adadiscard Is Wrong When DBGDSCR.Dbgack Set .....	21
<b>CORTEX-R4#59 (ARM ID-748619)</b> — Missing Reset Exception On ETM Interface .....	22
<b>CORTEX-R4#61 (ARM ID-720270)</b> — Latched DTR-Full Flags Not Updated Correctly On DTR Access. ....	23
<b>CORTEX-R4#66 (ARM ID-754269)</b> — Register Corruption During a Load-Multiple Instruction at an Exception Vector .	24
<b>CORTEX-R4#67 (ARM ID-758269)</b> — Watchpoint On A Load Or Store Multiple May Be Missed. ....	25
<b>DCC#24</b> — Single Shot Mode Count may be Incorrect .....	26
<b>DEVICE#142</b> — CPU Abort Not Generated on Write to Unimplemented MCRC Space .....	27
<b>DEVICE#B053</b> — CPU code execution could be halted on a device warm reset if the core power domain # 2 is disabled by software. ....	28
<b>DEVICE#B063</b> — Incorrect PSCON Compare Error .....	29
<b>DEVICE#B064</b> — Incorrect Write to External Memory using Store-Multiple (STMxx) CPU instruction .....	30
<b>DEVICE#B065</b> — RTP does not automatically restart transmitting trace data after an overflow condition is corrected. .	31
<b>DEVICE#B066</b> — HCLK Stops Prematurely when Executing from Flash .....	32
<b>DEVICE#B071</b> — CPU write to peripheral or external memory may be lost .....	33
<b>DEVICE#B074</b> — Internal pull on MibSPI3_nCS[1] gets disabled when ECLK is made an output .....	34
<b>DMA#27</b> — DMA Requests Lost During Suspend Mode .....	35
<b>DMM#16</b> — BUSY Flag Not Set When DMM Starts Receiving A Packet .....	36
<b>EMIF#3</b> — EMIF generates data abort on register read after time-out error .....	37
<b>EMIF#4</b> — Write to external asynchronous memory configured as “normal” causes extra WE pulses .....	38
<b>ETM_R4#16</b> — ETM-R4 Fails To Trace VNT Packet For The Second Half Of SWP Instruction .....	39
<b>FMC#67 (FLASH WRAPPER#67)</b> — Error Status Register Bit B2_COR_ERR Set Erroneously during error profiling mode .....	40
<b>FMC#79</b> — Abort on Unaligned Access at End of Bank .....	41
<b>FMC#80</b> — Abort on Accesses Switching Between two Banks .....	42
<b>GCM#59</b> — Oscillator can be disabled while PLL is running .....	43
<b>MCRC#18</b> — CPU Abort Generated on Write to Implemented CRC Space After Write to Unimplemented CRC Space	44
<b>MIBSPI#110</b> — Multibuffered SPI in Slave Mode In 3- or 4-Pin Communication Transmits Data Incorrectly for Slow SPICLK Frequencies and for Clock Phase = 1 .....	45
<b>MIBSPI#111</b> — Data Length Error Is Generated Repeatedly In Slave Mode when I/O Loopback is Enabled .....	46
<b>MIBSPI#137</b> — Spurious RX DMA REQ from a Slave mode MIBSPI .....	47
<b>MIBSPI#139</b> — Mibspi RX RAM RXEMPTY bit does not get cleared after reading .....	48
<b>NHET#54</b> — PCNT incorrect when low phase is less than one loop resolution .....	49

**Table 1. Known Design Exceptions to Functional Specifications (continued)**

<b>NHET#55</b> — More than one PCNT instruction on the same pin results in measurement error .....	50
<b>PBIST#4</b> — PBIST ROM Algorithm Doesn't Execute .....	52
<b>SSWF021#35</b> — Potential clock glitch when switching PLL clock divider from divide-by-1. ....	53
<b>SSWF021#44</b> — Change to PLL Lock Time .....	54
<b>SSWF021#45</b> — PLL Fails to Start .....	55
<b>STC#26</b> — The value programmed into the Self Test Controller (STC) Self-Test Run Timeout Counter Preload Register (STCTPR) is restored to its reset value at the end of each self test run. ....	56
<b>STC#29</b> — Inadvertent Performance Monitoring Unit (PMU) interrupt request generated if a system reset [internal or external] occurs while a CPU Self-Test is executing. ....	57
<b>STC#31</b> — Self Test Controller Returns a False Failure .....	58
<b>SYS#046</b> — Clock Source Switching Not Qualified With Clock Source Enable And Clock Source Valid .....	59
<b>SYS#102</b> — Bit field EFUSE_Abort[4:0] in SYSTASR register is read-clear instead of write-clear .....	60
<b>USB#01</b> — CPU hangs on back to back writes to USB device registers .....	61
<b>VIM#27</b> — Unexpected phantom interrupt .....	62






**ADC#1** *Injecting current into an input channel shared between the two ADCs causes a DC offset in conversion results of other channels*

**Severity** 3 - Medium

**Expected Behavior** External circuit connected to one channel must not affect the conversion result of another channel.


**Issue** This microcontroller (MCU) has two Analog-to-Digital Converters (ADCs). Some of the input channels are unique to ADC1 while some are shared between ADC1 and ADC2. [Figure 2](#) shows a block diagram of an input channel shared between ADC1 and ADC2.



**Figure 2. Shared Input Channel in "Open" State**

The PMOS and NMOS switches are open indicating that this shared input channel is not currently being sampled either by ADC1 or by ADC2. Also, there are switches to VCCAD and VSSAD that are closed. If any current is injected into this analog input, any leakage through the open PMOS switch will be shunted to VSSAD. These switches to VSSAD and VCCAD are opened as soon as this shared input channel is being sampled by either ADC1 or ADC2.

**ADC#1** — Injecting current into an input channel shared between the two ADCs causes a DC offset in conversion results of other channels [www.ti.com](http://www.ti.com)



**Figure 3. Example ADC1/ADC2 Channel Connection**

Figure 3 shows an example where a ADC1 is sampling input channel A which is unique to ADC1, and ADC2 is sampling input channel B, which is a shared-input channel. This is shown by the dashed green and light blue current paths.

Another current path is shown in dashed dark red. This is a current injected into channel B as the input level on terminal B is greater than  $V_{CCAD} - 0.3V$ . This is a parasitic current that passes through the "open" PMOS switch, and a part of this current flows to ground through the external 220 ohm resistor connected to input channel A. This causes an offset in the conversion result of channel A being sampled by ADC1.

**Conditions**

This issue occurs if:

1. Input voltage on a shared input channel being sampled by one ADC is ( $V_{CCAD} - 0.3V$ ) or higher, and
2. The second ADC samples another channel such that there is some overlap between the sampling windows of the two ADCs

**Implications**

An offset error is introduced in the conversion result of any channel if a current is being injected into a shared input channel.

**Workaround(s)**

There are two options to minimize the impact of this issue:

1. Configure the two ADC modules such that their sampling periods do not overlap, or
2. Limit the shared analog input upper limit to be lower than ( $V_{CCAD} - 0.3V$ ). The PMOS leakage is reduced exponentially if the input is lower than  $V_{CCAD} - 0.3V$ .

**AHB\_ACCES\_PORT#3 (ARM ID-529470)** — *Debugger may display unpredictable data in the memory browser window if a system reset occurs* www.ti.com

---

**AHB\_ACCES\_PORT#3 (ARM ID-529470) *Debugger may display unpredictable data in the memory browser window if a system reset occurs***

---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	If a system reset (nRST goes low) occurs while the debugger is performing an access on the system resource using system view, a slave error should be replied to the debugger.
<b>Issue</b>	Instead, the response might indicate that the access completed successfully and return unpredictable data if the access was a read.
<b>Condition</b>	System reset is asserted LOW on a specific cycle while the debugger is completing an access on the system using the system view. An example would be the debugger like the CCS's memory browser window is refreshing its content using the system view. This is not an issue for a CPU only reset. This is not an issue during power-on reset (nPORRST) either.
<b>Implication(s)</b>	Data read using the debugger in system view while a system reset occurs may be corrupt, writes may be lost.
<b>Workaround(s)</b>	This is a workaround for users and tools vendors. Avoid performing debug reads and writes while the device might be reset.

---

**CORTEX-R4#26 (ARM ID-577077) Thumb STREXD Treated As NOP If Same Register Used For Both Source Operands**


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The STREXD instruction should work in Thumb mode when Rt and Rt2 are the same register.
<b>Issue</b>	The ARM Architecture permits the Thumb STREXD instruction to be encoded with the same register used for both transfer registers (Rt and Rt2). Because of this issue, the Cortex-R4 processor treats such encoding as UNPREDICTABLE and executes it as a NOP.
<b>Condition</b>	This error occurs when the processor is in Thumb state and a STREXD instruction is executed with Rt = Rt2.  Note: this instruction is new in ARM Architecture version 7 (ARMv7). It is not present in ARMv6T2 or other earlier architecture versions.
<b>Implication(s)</b>	If this error occurs, the destination register, Rd, which indicates the status of the instruction, is not updated and no memory transaction takes place. If the software is attempting to perform an exclusive read-modify-write sequence, then it might either incorrectly complete without memory being written, or loop forever attempting to complete the sequence.
<b>Workaround(s)</b>	This issue can be avoided by using two different registers for the data to be transferred by a STREXD instruction. This may involve copying the data in the transfer register to a second, different register for use by the STREXD.  Comment: TI Code Generation tool does not generate exclusive access load or store instructions. On these Hercules devices there is no reason to use exclusive access instructions.

---

**CORTEX-R4#27 (ARM ID-412027) Debug Reset Does Not Reset DBGDSCR When In Standby Mode**


---

**Severity** 3-Medium

**Expected Behavior** The debug reset input, PRESETDBGn, resets the processor's debug registers as specified in the ARMv7R Architecture. The debug reset is commonly used to set the debug registers to a known state when a debugger is attached to the target processor.

**Issue** When the processor is in Standby Mode and the clock has been gated off, PRESETDBGn fails to reset the Debug Status and Control Register (DBGDSCR).

**Condition**

1. The DBGDSCR register has been written so that its contents differ from the reset values (most fields in this register reset to zero, though a few are UNKNOWN at reset), and
2. The processor is in Standby Mode, and the clocks have been gated off, that is STANDBYWFI is asserted, and
3. The debug reset, PRESETDBGn, is asserted and de-asserted while the processor clocks remain gated off.

Note: the debug reset is commonly used to set the debug registers to a known state when a debugger is attached to the target processor.

**Implication(s)** This issue affects scan based debug utility developers. The end user should not be affected by this issue if the development tool vendor has implemented the workaround.

If this issue occurs, then after the reset, the DBGDSCR register contains the values that it had before reset rather than the reset values. If the debugger relies on the reset values, then it may cause erroneous debug of the processor. For example, the DBGDSCR contains the ExtDCCmode field which controls the Data Communications Channel (DCC) access mode. If this field was previously set to Fast mode but the debugger assumes that it is in Non-blocking mode (the reset value) then debugger accesses to the DCC will cause the processor to execute instructions which were not expected.

**Workaround(s)** This can be avoided by a workaround in the debug control software. Whenever the debugger (or other software) generates a debug reset, follow this with a write of zero to the DBGDSCR which forces all the fields to their reset values.

**CORTEX-R4#33 (ARM ID-452032) Processor Can Deadlock When Debug Mode Enables Cleared**


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The Cortex-R4 processor supports two different debugging modes: Halt-mode and Monitor-mode. Both modes can be disabled. Bits [15:14] in the Debug Status and Control Register (DBGDSCR) control which, if any, mode is enabled. Additionally, debug events can only occur if the invasive debug enable pin, DBGEN is asserted. Deadlocks should not occur when the debug mode is changed.
<b>Issue</b>	If there are active breakpoints or watchpoints at the time when the debugging modes are disabled via the DBGDSCR or DBGEN, this issue can cause the processor to deadlock (in the case of a breakpoint) or lose data (in the case of a watchpoint).
<b>Condition</b>	<ol style="list-style-type: none"> <li>1. DBGEN is asserted and the processor is running, and</li> <li>2. At least one breakpoint or watchpoint is programmed and active, and</li> <li>3. Either halt-mode debugging or monitor mode debugging is enabled, and</li> <li>4. Either an instruction is fetched which matches a breakpoint, or an item of data is accessed which matches a watchpoint, and</li> <li>5. After the instruction or data is accessed, but before the instruction completes execution, either the DBGEN input is de-asserted or both halt-mode and monitor-mode debugging are disabled by means of a write the DBGDSCR.</li> </ol>
<b>Implication(s)</b>	<p>This issue affects scan based debug utility developers. The end user should not be affected by this issue if the development tool vendor has implemented the workaround.</p> <p>Depending on which of the conditions are met, the processor will either lose data or deadlock. If the processor deadlocks because of this issue it will still respond to interrupts provided they are not masked.</p>
<b>Workaround(s)</b>	This issue can be avoided by ensuring that all watchpoints and breakpoints are made inactive before either de-asserting DBGEN or changing the debug mode enables.

**CORTEX-R4#46 (ARM ID-599517) CP15 Auxiliary ID And Prefetch Instruction Accesses Are UNDEFINED**


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	<p>The ARMv7-R architecture requires implementation of the following two features in CP15:</p> <ol style="list-style-type: none"> <li>1. An Auxiliary ID Register (AIDR), which can be read in privileged modes, and the contents and format of which are IMPLEMENTATION DEFINED.</li> <li>2. The operation to prefetch an instruction by MVA, as defined in the ARMv6 architecture, to be executed as a NOP.</li> </ol> <p>Because of this issue, both of these CP15 accesses generate an UNDEFINED exception on Cortex-R4.</p>
<b>Issue</b>	CP15 accesses to Auxiliary ID Register (AIDR) or an operation to prefetch an instruction by MVA will generate an UNDEFINED exception on Cortex-R4.
<b>Condition</b>	<p>Either of the following instructions is executed in a privileged mode:</p> <ul style="list-style-type: none"> <li>• MRC p15,1,&lt;Rt&gt;,c0,c0,7 ; Read IMPLEMENTATION DEFINED Auxiliary ID Register</li> <li>• MCR p15,0,&lt;Rt&gt;,c7,c13,1 ; NOP, was Prefetch instruction by MVA in ARMv6</li> </ul>
<b>Implication(s)</b>	This issue should only affect portable code supposed to run on different ARM architecture or code running on cached Cortex-R4. Code written for Hercules products should not be affected.
<b>Workaround(s)</b>	The CP15 AIDR and MVA registers are not implemented on Cortex-R4 CPU. To avoid this issue, don't read or write to them.



---

**CORTEX-R4#54 (ARM ID-639819) *An instruction which causes a data watchpoint to match is incorrectly traced when Debugging mode is set to Monitor-mode.***


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	When tracing a program execution using the ETM, an extra instruction should not be traced when debugging mode is set to Monitor-Mode.
<b>Issue</b>	The Cortex-R4 processor supports two different debugging modes: Halt-mode and Monitor-mode. Bits [15:14] in the Debug Status and Control Register (DBGDSCR) control which, if any, mode is enabled. When tracing program execution using the ETM, an extra instruction is traced if a data watchpoint matches and causes a debug exception. The extra instruction that is traced is the instruction which caused the data watchpoint to match.
<b>Condition</b>	The extra instruction is traced if the following occurs: <ol style="list-style-type: none"> <li>1. An hardware watchpoint matches, and</li> <li>2. DBGEN is asserted, and</li> <li>3. Debugging mode is set to Monitor-mode.</li> </ol>
<b>Implication(s)</b>	<p>Most Hercules users will not be impacted by this issue, because Code Composer Studio utilizes Halt-mode (not Monitor-mode) to debug Hercules. Therefore the conditions for the issue would not normally be met.</p> <p>In special cases where Monitor-mode is being used, trace analysis tools will incorrectly consider the instruction which causes a data watchpoint to match to have executed.</p> <p>If any of the ETM address comparators are configured to match on address of the instruction and the exact match bit is set, the comparator will incorrectly fire. This might cause an unexpected trigger or change in any ETM resources which are configured to be sensitive to the address comparator.</p>
<b>Workaround(s)</b>	If a data abort exception is taken and the cause was a data watchpoint, the instruction traced immediately before the entry to the exception handler was not executed and must be discarded.

**CORTEX-R4#55 (ARM ID-722412)** — *CPACR.ASEDIS and CPACR.D32DIS return incorrect value when implementation includes floating point unit.* [www.ti.com](http://www.ti.com)

---

**CORTEX-R4#55 (ARM ID-722412) CPACR.ASEDIS and CPACR.D32DIS return incorrect value when implementation includes floating point unit.**

---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	Because the Cortex-R4F CPU does not include the Advance SIMD (NEON) unit or registers D16-D32, it should return a value of 11 (disabled) for CP15 CPACR [31:30] (AESDIS and D32DIS).
<b>Issue</b>	Because of this issue, these bits read zero in implementations of Cortex- R4F which include the floating-point unit.
<b>Condition</b>	On reads, CPACR[31:30] actually read as 00 not 11.
<b>Implication(s)</b>	Software cannot uses the CPACR to determine whether Advanced SIMD functionality and registers D16-D32 are available.
<b>Workaround(s)</b>	Hercules products do not include Advance SIMD (NEON) unit or registers D16-D32 so there is no need to check for these features.

**CORTEX-R4#56 (ARM ID-736960) *Debug Halt Exceptions Always Shown As Cancelling On ETM Interface***

---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	When tracing program execution using the ETM, the instruction executed immediately before an external debug halt request should be traced.
<b>Issue</b>	However, when tracing program execution using the ETM, the instruction executed immediately before an external debug halt request will not be traced. If this instruction is a partially-executed multi-cycle instruction, for example a load-multiple which has transferred some, but not all of its registers, then this is correct. However, when the instruction has completed execution, this is erroneous.
<b>Condition</b>	The issue occurs if: <ul style="list-style-type: none"> <li>• Tracing is enabled, and</li> <li>• The processor enters debug halt state either because EDBGRRQ was asserted or because of a write to the DRCR, and</li> <li>• At the time it stopped executing instructions in order to enter debug halt state, the processor was not part-way through executing a load or store multiple instruction</li> </ul>
<b>Implication(s)</b>	Trace analysis tools will incorrectly consider the instruction executed immediately before the debug halt state entry to have not executed.  If any of the ETM address comparators are configured to match on address of the instruction and the exact match bit is set, the comparator will fail to fire. This might have a knock-on effect to an expected trigger event or change in any ETM resources which are configured to be sensitive to the address comparator.
<b>Workaround(s)</b>	None.

**CORTEX-R4#57 (ARM ID-737195) *Conditional VMRS APSR\_Nzcv, FPSCR May Evaluate With Incorrect Flags***


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	A conditional VMRS APSR_nzcv, FPSCR instruction should evaluate its condition codes using the correct flags.
<b>Issue</b>	Under certain circumstances, a conditional VMRS APSR_nzcv, FPSCR instruction may evaluate its condition codes using the wrong flags and incorrectly execute or not execute.
<b>Condition</b>	<p>The issue requires the following sequence of instructions in ARM state:</p> <ol style="list-style-type: none"> <li>1. - VMRS&lt;c&gt; APSR_nzcv, FPSCR (formerly FMSTAT&lt;c&gt;), where the condition on the instruction is not always. This instruction immediately following:</li> <li>2. A flag-setting integer multiply or multiply and accumulate instruction (e.g. MULS)</li> <li>3. A single-precision floating-point multiply-accumulate (FP-MAC) instruction (e.g. VMLA), timed such that the accumulate operation is inserted into the pipeline in the cycle in which the VMRS instruction is first attempted to be issued.</li> </ol> <p>To meet the above timing requirements, the VMRS instruction must be three pipeline stages behind the FPMAC. Depending on the rate in which the instructions are fetched, interlocks within this sequence and dual-issuing, this can be up to three other instructions between this pair, plus the multiply. Out-of-order completion of FP-MAC instructions must be enabled.</p>
<b>Implication(s)</b>	If this issue occurs, the VMRS instruction will pass or fail its condition codes incorrectly, and this will appear in any trace produced by the ETM. This can corrupt the N, Z, C, V flag values in the CPSR which will typically affect the program flow.
<b>Workaround(s)</b>	Workaround: This issue can be avoided by disabling out-of-order single-precision floating-point multiply-accumulate (SPMAC) instruction completion. Set DOOFMACS, bit [16] in the Secondary Auxiliary Control Register. This will have the side-effect of reducing the performance of SP-MAC operations, though the impact will depend on how these instructions are used in your code.

**CORTEX-R4#58 (ARM ID-726554) *DBGDSCR.Adadiscard Is Wrong When DBGDSCR.Dbgack Set***


---

**Severity** 3-Medium

**Expected Behavior** When the DBGDSCR.ADAdiscard bit is set, asynchronous data aborts are discarded, except for setting the DBGDSCR.ADAabort sticky flag. The Cortex-R4 processor ensures that all possible outstanding asynchronous data aborts have been recognized before it enters debug halt state. The flag is immediately on entry to debug halt state to indicate that the debugger does not need to take any further action to determine whether all possible outstanding asynchronous aborts have been recognized.

**Issue** Because of this issue, the Cortex-R4 processor also sets the DBGDSCR.ADAdiscard bit when the DBGDSCR.DBGack bit is set. This can cause the DBGDSCR.ADAabort bit to become set when the processor is not in debug halt state, and it is not cleared when the processor enters debug halt state. However, the processor does not discard the abort. It is pending or generates an exception as normal.

**Condition**

1. The processor is not in debug halt state
2. The DBGDSCR.DBGack bit is set
3. An asynchronous data abort (for example, SLVERR response to a store to Normal-type memory) is recognized

---

**NOTE:** it is not expected that DBGDSCR.DBGack will be set in any Cortex-R4 system

---

**Implication(s)** Hercules users will not be impacted by this issue, because Code Composer Studio takes care of this condition.

If this issue occurs, and the processor subsequently enters debug halt state, the DBGDSCR.ADAabort bit will be set, when in fact no asynchronous data abort has occurred in debug state. Before exiting debug state, the debugger will check this bit and will typically treat it as an error. If no other asynchronous data abort has occurred in debug state, this is a false error.

**Workaround(s)** None.

---

**CORTEX-R4#59 (ARM ID-748619) Missing Reset Exception On ETM Interface**


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	Able to use the ETM to trace through a soft reset.
<b>Issue</b>	When tracing program execution through soft reset using the ETM, a reset exception might not be traced.
<b>Condition</b>	<p>Two sets of conditions cause this erratum to occur:</p> <p>Conditions set 1: The first instruction at the reset vector is a load-store multiple instruction. This must not happen because after reset there is no base register whose contents can be guaranteed.</p> <p>Conditions set 2: The processor enters debug halt state before executing the instruction at the reset vector due to the following conditions being true when the processor comes out of soft reset with nCPUHALTm HIGH or when nCPUHALTm is first de-asserted after soft reset:</p> <ul style="list-style-type: none"> <li>• The Halting mode debug enable bit (bit[14] in the DBGDSCR) is set AND</li> <li>• The DBGENm input pin is asserted AND</li> <li>• A debug event is triggered due to: - The Halt request bit in the DBGDRCR being set OR</li> <li>• The EDBGRQm input pin being asserted</li> </ul>
<b>Implication(s)</b>	<p>For conditions set 1:</p> <p>if the last instruction before the reset was an indirect branch instruction, a branch to the reset vector will be traced but not marked with a reset exception. If the last instruction before the reset was not an indirect branch, a trace analysis tool might incorrectly infer the execution of one or more instructions after the instruction before the reset until the processor executes an indirect branch. Typically, the instruction at the reset vector is an indirect branch and therefore this error is limited to one or two instructions. The address comparators in the ETM are unaffected unless an address comparison was set on the address of the instruction just before the reset occurs and the exact match bit was set for comparison. In this case the instruction is always considered to be executed.</p> <p>For conditions set 2:</p> <p>The reset exception is not traced and only the debug exception is traced. Any ETM address comparator configured to match on the instruction at the reset vector will not match.</p>
<b>Workaround(s)</b>	None.

---

**CORTEX-R4#61 (ARM ID-720270) Latched DTR-Full Flags Not Updated Correctly On DTR Access.**


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	When the debug Data Transfer Register (DTR) is in non-blocking mode, the latched DTR-full flags (RXfull_I and TXfull_I) record the state of the DTR registers as observed by the debugger and control the flow of data to and from the debugger to prevent race hazards. For example, when the target reads data from DBGDTRRXint, the associated flag RXfull is cleared to indicate that the register has been drained, but the latched value Rxfull_I remains set. Subsequent debugger writes to DBGDTRRXext are ignored because RXfull_I is set. RXfull_I is updated from RXfull when the debugger reads DBGDSCRext such that a debugger write to DBGDTRRXext will only succeed after the debugger has observed that the register is empty. The ARMv7 debug architecture requires that RXfull_I be updated when the debugger reads DBGDSCRext and when it writes DBGDTRRXext. Similarly, TXfull_I must be updated when the debugger reads DBGDSCRext and when it reads DBGDTRTXext.
<b>Issue</b>	Because of this issue, RXfull_I and TXfull_I are only updated when the debugger reads DBGDSCRext.
<b>Condition</b>	The DTR is in non-blocking mode, that is, DBGDSCR.ExtDCCmode is set to 0b00 and EITHER: <ol style="list-style-type: none"> <li>1. The debugger reads DBGDSCRext which shows that RXfull is zero, that is, DBGDTRRX is empty, and then</li> <li>2. The debugger writes data to DBGDTRRXext, and</li> <li>3. Without first reading the DBGDSCRext, and before the processor has read from DBGDTRRXint, the debugger performs another write to DBGDTRRXext.</li> </ol> OR <ol style="list-style-type: none"> <li>1. The debugger reads DBGDSCRext which shows that TXfull is one, that is, DBGDTRTX is full, and then</li> <li>2. The debugger reads data from DBGDTRTXext, and then</li> <li>3. The processor writes new data into DBGDTRTXint, and</li> <li>4. Without first reading the DBGDSCRext, the debugger performs another read from DBGDTRTXext.</li> </ol>
<b>Implication(s)</b>	The ARMv7 debug architecture requires the debugger to read the DBGDSCRext before attempting to transfer data via the DTR when in non-blocking mode. This issue only has implications for debuggers that violate this requirement. If the issue occurs via data transfer, data loss may occur. The architecture requires that data transfer never occur.  Texas Instruments has verified that TI's Code Composer Studios IDE is not affected by this issue.
<b>Workaround(s)</b>	None.

**CORTEX-R4#66 (ARM ID-754269) Register Corruption During a Load-Multiple Instruction at an Exception Vector**

---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	LDM will execute properly when used as the first instruction of an exception routine.
<b>Issue</b>	Under certain circumstances, a load multiple instruction can cause corruption of a general purpose register.
<b>Condition</b>	<p>All the following conditions are required for this issue to occur:</p> <ol style="list-style-type: none"> <li>1. A UDIV or SDIV instruction is executed with out-of-order completion of divides enabled</li> <li>2. A multi-cycle instruction is partially executed before being interrupted by either an IRQ, FIQ or imprecise abort. In this case, a multi-cycle instruction can be any of the following: <ul style="list-style-type: none"> <li>• LDM/STM that transfers 3 or more registers</li> <li>• LDM/STM that transfers 2 registers to an unaligned address without write back</li> <li>• LDM/STM that transfers 2 registers to an aligned address with write back</li> <li>• TBB/TBH</li> </ul> </li> <li>3. A load multiple instruction is executed as the first instruction of the exception handler</li> <li>4. The load multiple instruction itself is interrupted either by an IRQ, FIQ, imprecise abort or external debug halt request.</li> </ol> <p>This issue is very timing sensitive and requires the UDIV or SDIV to complete when the load multiple is in the Issue stage of the CPU pipeline. The register that is corrupted is not necessarily related to the load-multiple instruction and will depend on the state in the CPU store pipeline when the UDIV or SDIV completes.</p>
<b>Implication(s)</b>	For practical systems, it is not expected that an interruptible LDM will be executed as the first instruction of an exception handler, because the handler is usually required to save the registers of the interrupted context. Therefore, it is not expected that this issue has any implications for practical systems. If the situation of the issue occurs it will result in the corruption of the register bank state and could cause a fatal failure if the corrupted register is subsequently read before being written.
<b>Workaround(s)</b>	To work around this issue, set bit [7] of the Auxiliary Control Register to disable out-of-order completion for divide instructions. Code performance may be reduced depending on how often divide operations are used.



**CORTEX-R4#67 (ARM ID-758269) Watchpoint On A Load Or Store Multiple May Be Missed.**


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The Cortex-R4 supports synchronous watchpoints. This implies that for load and store multiples, a watchpoint on any memory access will generate a debug event on the instruction itself.
<b>Issue</b>	Due to this issue, certain watchpoint hits on multiples will not generate a debug event.
<b>Condition</b>	<p>All the following conditions are required for this issue to occur:</p> <ol style="list-style-type: none"> <li>1. A load or store multiple instruction is executed with at least 5 registers in the register list.</li> <li>2. The address range accessed corresponds to Strongly-Ordered or Device memory.</li> <li>3. A watchpoint match is generated for an access that does not correspond to either the first two or the last two registers in the list.</li> </ol> <p>Under these conditions the processor will lose the watchpoint. Note that for a "store multiple" instruction, the conditions are also affected by pipeline state making them timing sensitive.</p>
<b>Implication(s)</b>	<p>Due to this issue, a debugger may not be able to correctly watch accesses made to Device or Strongly-ordered memory. The ARM architecture recommends that watchpoints should not be set on individual Device or Strongly-ordered addresses that can be accessed as part of a load or store multiple. Instead, it recommends the use of the address range masking functionality provided to set watchpoints on an entire region, ensuring that the watchpoint event will be seen on the first access of a load or store multiple to this region.</p> <p>If this recommendation is followed, this issue will not occur.</p>
<b>Workaround(s)</b>	None.

---

<b>DCC#24</b>	<b><i>Single Shot Mode Count may be Incorrect</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	When the first clock source counts down to zero, the countdown value remaining for the other clock source is accurately captured.
<b>Issue</b>	The first issue is that there is an offset in starting and stopping the two counters due to synchronization with VCLK that leads to a fixed offset. The second issue is that the value remaining in the counter that did not reach zero may be latched while the bits are in transition, giving an erroneous value.
<b>Condition</b>	When used in single shot mode and the count value captured is not from VCLK.
<b>Implication(s)</b>	The cycle count captured may be incorrect.
<b>Workaround(s)</b>	Static frequency offset can be removed by making two measurements and subtracting. The sporadic offset can be removed by making multiple measurements and discarding outliers -- an odd filtering algorithm.

<b>DEVICE#142</b>	<b><i>CPU Abort Not Generated on Write to Unimplemented MCRC Space</i></b>
<b>Severity</b>	Low
<b>Expected Behavior</b>	A write to the unimplemented region (0xFE00_0200 to 0xFEFF_FFFF) of the MCRC module will generate an abort
<b>Issue</b>	Sometimes a cpu abort does not get generated.
<b>Conditions</b>	When single stepping through the instruction that does the illegal write, or when there is a breakpoint on the instruction immediately after the illegal write.
<b>Implications</b>	The abort will not be generated when debugging.
<b>Workaround(s)</b>	None

**DEVICE#B053** — CPU code execution could be halted on a device warm reset if the core power domain # 2 is disabled by software. [www.ti.com](http://www.ti.com)

---

<b>DEVICE#B053</b>	<b><i>CPU code execution could be halted on a device warm reset if the core power domain # 2 is disabled by software.</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The CPU code execution must start from the reset vector (address 0x00000000) upon a device warm reset and is not affected by the state of any switchable device power domain.
<b>Issue</b>	CPU code execution could be halted upon a warm reset if the core power domain # 2 has been disabled by software prior to the device warm reset.
<b>Condition</b>	The behavior is not dependent on any particular operating condition.
<b>Implication(s)</b>	CPU code execution is halted so that a system hang occurs. An external monitor must be present to prevent the system from entering an unsafe state when this happens.
<b>Workaround(s)</b>	The application must not disable the core power domain # 2 in software via the Power Management Module (PMM) registers, even if the modules inside this core power domain are not used in the application.

<b>DEVICE#B063</b>	<b><i>Incorrect PSCON Compare Error</i></b>
<b>Severity</b>	3 - Medium
<b>Expected Behavior</b>	No Power-State Controller (PSCON) compare errors are expected when disabling a logic power domain
<b>Issue</b>	A false PSCON compare error is generated when disabling a logic power domain.
<b>Conditions</b>	This problem might occur if either: <ol style="list-style-type: none"> <li>1. A logic power domain is disabled at reset by a factory OTP setting, or</li> <li>2. Software explicitly disables a power domain via the Power Management Module (PMM).</li> </ol>
<b>Implications</b>	ESM group 1 channel 38 and channel 39 errors may be incorrectly generated during reset or when software disables a power domain. These PSCON compare errors are not real and can be cleared and ignored.
<b>Workaround(s)</b>	<p>This workaround must be implemented in the system initialization after reset, but before enabling either the interrupt (through register ESMIESR4) or nERROR pin action (through register ESMIEPSR4) for ESM group 1 channels 38 and 39. Switching disabled power domains back on requires a system reset so this workaround is only required during system initialization.</p> <ol style="list-style-type: none"> <li>1. Disable power domains that are to be turned off (if no power domains are to be disabled by software, skip to step 2)           <ul style="list-style-type: none"> <li>• Write a '1' to each bit of the PDCLKDISSET register corresponding to the power domain that you intend to disable.</li> <li>• Write 0xA to the appropriate bit-fields of the LOGICPDPWRCTRL0 register to power down the domains you intend to disable.</li> <li>• Poll the appropriate LOGICPDPWRSTATx register for bits [1:0] to become 00 for each domain you have disabled. The power domain is now powered down (Allows for delay time of Power Good signal)</li> </ul> </li> <li>2. Clear any PSCON compare error flags. (You can write to clear all four of the flags because if there is a true error condition in the PSCON, the compare error flag will immediately be set again.)           <ul style="list-style-type: none"> <li>• Write 0x000F0000 to LPDDCSTAT1 (0xFFFFF00B0)</li> </ul> </li> <li>3. Clear ESM Group 1 flags 38 and 39           <ul style="list-style-type: none"> <li>• Write 0x000000C0 to ESMSR4 (0xFFFFF558)</li> </ul> </li> <li>4. Enable the effect of ESM group 1 channels 38 and 39, interrupt request or error pin toggle if desired.</li> </ol> <p>The PSCON is now in lock step with its diagnostic partner, and any difference will now result in a true ESM error.</p>

---

**DEVICE#B064**      ***Incorrect Write to External Memory using Store-Multiple (STMxx) CPU instruction***


---

<b>Severity</b>	2-High
<b>Expected Behavior</b>	Writes to the external memory should happen correctly using any of the supported ARM/Thumb2 assembly instructions.
<b>Issue</b>	Any write to external memory using the CPU Store-Multiple (STMxx) instruction may result in a failure on a subsequent write operation. The behavior is unpredictable and it is advised to not use a STMxx instruction to write to an external memory.
<b>Condition</b>	CPU performs a store-multiple write operation to external memory.
<b>Implication(s)</b>	Data is either not written, or written to the wrong address, or the CPU itself hangs depending on the configuration of the external memory.
<b>Workaround(s)</b>	<p>Do not perform a write to external memory using a store-multiple (STMxx, VSTM, V PUSH) instruction. Use single stores (STRxx, VSTRxx) for all writes to external memory.</p> <p>Only use STR instructions to EMIF with the external memory configured as strongly-ordered or device (not normal) type for write operations.</p> <p>Compiler patch is available.</p>

---

<b>DEVICE#B065</b>	<b><i>RTP does not automatically restart transmitting trace data after an overflow condition is corrected.</i></b>
--------------------	--

---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The RTP is expected to automatically restart transmission after an overflowed FIFO is drained.
<b>Issue</b>	Under certain situations, the RTP cannot recover automatically after a FIFO overflow. The RTP transmission can only resume by a software RTP module reset via the RESET field of the RTP Global Control register (RTPGLBCTRL).
<b>Condition</b>	The FIFO overflows when there are too much data to be traced.
<b>Implication(s)</b>	RTP tracing could stop during operation when the FIFO overflows caused by a high data rate.
<b>Workaround(s)</b>	Enable halt on overflow. It will limit the usage and affect system operation.

---

**DEVICE#B066**      ***HCLK Stops Prematurely when Executing from Flash***


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	To reduce power consumption, the CPU may request that the memory clock, HCLK, is disabled by setting bit 1 of the Clock Domain Disable Register (CDDIS.1). After the CPU makes this request, the flash bank is expected to monitor CPU activity and delay the actual disable of HCLK until the flash bank's Active Grace Period (BAGP) has expired (meaning that the CPU has stopped requesting instructions and data from the flash bank for some number of clock cycles).
<b>Issue</b>	The flash bank fails to delay the disable of HCLK. Therefore the CPU may freeze before it executes the WFI instruction.
<b>Condition</b>	The code requests to disable HCLK by setting bit 1 of the Clock Domain Disable register (CDDIS.1).
<b>Implication(s)</b>	If HCLK is disabled, and the CPU stops before executing the "WFI" instruction, the CPU will not resume execution on a wakeup interrupt.
<b>Workaround(s)</b>	A WFI instruction should immediately follow the instruction that sets bit 1 of the Clock Domain Disable Register.



---

<b>DEVICE#B071</b>	<b><i>CPU write to peripheral or external memory may be lost</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	Writes to peripheral registers or peripheral RAM should happen correctly using any of the supported ARM/Thumb2 assembly instructions
<b>Issue</b>	Multiple CPU burst writes to peripheral registers or peripheral RAM concurrent to DMA transfer may result in missed CPU write(s)
<b>Condition</b>	Multiple CPU burst write to peripheral registers or peripheral RAM using a store-multiple (STMxx, VSTM, VPUSH) instructions concurrent to DMA transactions
<b>Implication(s)</b>	Concurrent DMA transfers and CPU burst writes could result in missed CPU writes.
<b>Workaround(s)</b>	Do not perform a burst write to peripheral registers or peripheral RAM using a store-multiple (STMxx, VSTM, VPUSH) instruction concurrent to DMA transactions  OR  Read back and verify after a store-multiple (STMxx, VSTM, VPUSH) instruction concurrent to DMA transactions

---

**DEVICE#B074**      ***Internal pull on MibSPI3\_nCS[1] gets disabled when ECLK is made an output***


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	Any internal pull on an I/O terminal is disabled when this terminal is configured to be an output function. However, configuring an I/O terminal to be an output must not have any impact on the internal pulls for another I/O terminal.
<b>Issue</b>	When ECLK is configured to be either a general-purpose output or a functional output signal, the internal pull on MibSPI3_nCS[1] gets disabled.
<b>Condition</b>	This behavior is independent of any external conditions.
<b>Implication(s)</b>	If the application requires ECLK to be configured as an output function, and if MibSPI3_nCS[1] is configured as an input function, then an external pull up/down may be required on the MibSPI3_nCS[1] terminal for it to function correctly.
<b>Workaround(s)</b>	Add an external pull up/down on the MibSPI3_nCS[1] terminal.

<b>DMA#27</b>	<b><i>DMA Requests Lost During Suspend Mode</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	While the device is halted in suspend mode by the debugger the DMA is expected to complete the remaining transfers of a block if the DEBUGMODE of the GCTRL register is configured to '01'.
<b>Issue</b>	The DMA does not complete the remaining transfers of a block but rather stops after two more frames of data are transferred. Subsequent DMA requests from a peripheral to trigger the remaining frames of a block can be lost.
<b>Condition</b>	This only happens when: <ul style="list-style-type: none"> <li>• The device is suspended by a debugger &amp;</li> <li>• A peripheral continues to generate requests while the device is suspended &amp;</li> <li>• The DMA is setup to continue the current block transfer during suspend mode with DEBUGMODE field of the GCTRL register set to '01' &amp;</li> <li>• And the request trigger type TTYPE is set to frame trigger</li> </ul>
<b>Implication(s)</b>	When the DMA comes out of the suspend mode to resume the transfer, the data transfers corresponding to the third and subsequent requests will be lost.
<b>Workaround(s)</b>	Workaround 1: Use TTYPE = Block transfer when DEBUGMODE is '01' (Finish Current Block Transfer) or Workaround 2: Use DMA DEBUGMODE = '00' (Ignore suspend) when using TTYPE = Frame transfer to complete block transfer even after suspend/halt is asserted.  Either use TTYPE = Block transfer when DMA DEBUG MODE is '01' (Finish Current Block Transfer) or use DMA DEBUG MODE = '00' (Ignore suspend) when using TTYPE = Frame transfer to complete block transfer even after suspend/halt is asserted.

<b>DMM#16</b>	<b><i>BUSY Flag Not Set When DMM Starts Receiving A Packet</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The BUSY flag in the DMMGLBCTRL register should be set when DMM starts receiving a packet or has data in its internal buffers.
<b>Issue</b>	However, the BUSY flag in the DMMGLBCTRL register is not set when DMM starts receiving a packet.
<b>Condition</b>	The BUSY bit is set only after the packet has been received, deserialized and written to the internal buffers. It stays active while data is still in the DMM internal buffers. If the internal buffers are empty (this means that no data needs to be written to the destination memory) then the BUSY bit will be cleared.
<b>Implication(s)</b>	<p>Care needs to be taken when turning the DMM module off (ON/OFF = 0101). The DMM module will still finish the reception and data transmission to the destination memory if it has been programmed to the off state during an ongoing reception. The BUSY flag will not be set while this reception on the external DMM interface is in progress and all internal buffers are empty.</p> <p>Depending on the module configuration and the packet width it may take a different number of DMMCLK cycles before the BUSY flag is set.</p> <p>For example in Trace Mode the maximum packet size = 88</p> <ul style="list-style-type: none"> <li>• port width = 1, it takes 91 DMMCLK cycles to receive and deserialize the packet</li> <li>• port width = 16, it takes 9 DMMCLK cycles to receive and deserialize the packet</li> </ul>
<b>Workaround(s)</b>	Wait for a number of DMMCLK cycles (e.g. 95 DMMCLK cycles) beyond the longest reception and deserialization time needed for a given packet size and DMM port configuration before checking the status of the busy flag, after the DMM ON/OFF register field has been programmed to OFF.

<b>EMIF#3</b>	<b><i>EMIF generates data abort on register read after time-out error</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The EMIF should not cause an abort when accessing EMIF registers.
<b>Issue</b>	After an EMIF time-out error when an external asynchronous memory fails to respond, a read to an EMIF register generates data abort.
<b>Condition</b>	<ol style="list-style-type: none"> <li>1. The EMIF is used for asynchronous memory accesses in Extended Wait mode.</li> <li>2. A time-out error occurs. For example, the memory does not de-assert the EMIF_nWAIT input.</li> <li>3. The asynchronous memory access with time-out error is followed by an EMIF register read.</li> </ol>
<b>Implication(s)</b>	Aborts will be generated on EMIF register reads until the "time-out" status is corrected by a successful EMIF region read.
<b>Workaround(s)</b>	If a timeout error occurs, complete a dummy read from the EMIF memory that does not return an error. This can be a synchronous read, a read from another asynchronous chip select that is not configured to be in Extended Wait mode, or to the same asynchronous chip select after disabling the Extended Wait mode on that chip select.

<b>EMIF#4</b>	<b><i>Write to external asynchronous memory configured as “normal” causes extra WE pulses</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The number of WE pulses should match the correct number of writes required by the size of the data being written and the memory width configuration of the EMIF. For example, a 32-bit data written to a 16-bit wide memory should cause two write pulses.
<b>Issue</b>	One additional WE pulse is observed on the EMIF outputs. The byte enable signals (EMIF_nDQM) are not asserted for the extra write pulse. For example, the EMIF_nWE signal is asserted three times for a 32-bit write over a 16-bit interface.
<b>Condition</b>	<ol style="list-style-type: none"> <li>1. MPU configuration for external asynchronous memory is normal.</li> <li>2. Write to external asynchronous memory.</li> </ol>
<b>Implication(s)</b>	An additional write could be performed if the external memory or FPGA does not use the byte-enable signals to actually perform the write. This could cause incorrect data written to external memory.
<b>Workaround(s)</b>	External asynchronous memory must be configured to be "device" type or "strongly-ordered" type using the CPU's MPU.

<b>ETM_R4#16</b>	<b><i>ETM-R4 Fails To Trace VNT Packet For The Second Half Of SWP Instruction</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	When tracing SWP or SWPB instructions, the load and store parts of the SWP or SWPB instruction should be traced with separate data packets to the same address. If the load transfer is traced and the store transfer is not traced, the store transfer should be traced with a "Value Not Traced" packet.
<b>Issue</b>	ETM-R4 Fails To Trace Value Not Traced (VNT) Packet For The Second Half Of SWP Instruction. No trace is generated for the store transfer of the SWP or SWPB.
<b>Condition</b>	<p>The following conditions must occur:</p> <ul style="list-style-type: none"> <li>• The ETM is enabled and is tracing</li> <li>• A SWP or SWPB instruction is executed</li> <li>• ViewData is configured to only trace the load part of the SWP or SWPB instruction</li> </ul>
<b>Implication(s)</b>	If the ETM traces any data transfer, a data packet must be traced for every subsequent data transfer for that same instruction. This allows trace analysis tools to determine which registers were used or updated by the traced data items. When this erratum occurs, only the load part of the SWP or SWPB instruction is traced and therefore analysis tools cannot determine if the transfer is the load or store part of the SWP or SWPB instruction. This might cause misinterpretation of the execution of the processor by the analysis tool. The trace stream is not corrupted.
<b>Workaround(s)</b>	<p>The following workarounds are for users or tool vendors:</p> <ul style="list-style-type: none"> <li>• Ensure that for all SWP and SWPB instructions in your code ViewData is not configured to trace load data only</li> <li>• If ViewData has been configured to trace only the load transfer of a SWP or SWPB instruction and a single transfer has been traced, the trace analyser can assume that this corresponds to the load part of the instruction</li> </ul>

**FMC#67 (FLASH WRAPPER#67)** — *Error Status Register Bit B2\_COR\_ERR Set Erroneously during error profiling mode*  
[www.ti.com](http://www.ti.com)

---

**FMC#67 (FLASH WRAPPER#67) *Error Status Register Bit B2\_COR\_ERR Set Erroneously during error profiling mode***

---

<b>Severity</b>	4-Low
<b>Expected Behavior</b>	The Error status register bit B2_COR_ERR is normally set when a correctable error occurs on Bus 2 access to OTP, TI-OTP or ECC. It should not be set during correctable error profiling mode.
<b>Issue</b>	The Error status register bit B2_COR_ERR bit also gets set along with the the ERR_PRF_FLG bit when doing correctable error profiling.
<b>Condition</b>	<ol style="list-style-type: none"> <li>1. In correctable error profiling mode &amp;</li> <li>2. Either the EOFEN (error "one" fail enable) or EZFEN (error "zero" fail enable) bit is set &amp;</li> <li>3. The flash controller has already found a bus 1 (CPU) correctable error &amp;</li> <li>4. A correctable error due to another CPU access on the bus 2 interface which causes the correctable error count to reach the threshold.</li> </ol>
<b>Implication(s)</b>	It is not expected that the customer would enable error profiling and EOFEN or EZFEN at the same time if the application intention is for correctable error profiling only. However, if they do, the CPU reads the status register after the bus 2 error and it looks like the bus 2 caused the error, but the error address and position register point to a bus 1 location, creating confusion.
<b>Workaround(s)</b>	Do not enable EOFEN or EZFEN when performing the correctable error profiling by setting the EPEN bit.



<b>FMC#79</b>	<b><i>Abort on Unaligned Access at End of Bank</i></b>
<b>Severity</b>	4-Low
<b>Expected Behavior</b>	Since packed code and data can be linked to unaligned boundaries, the CPU should be able to read these locations in memory space independent of the flash bank boundaries.
<b>Issue</b>	The CPU will sometimes get an abort when making an unaligned access near the physical end of the bank boundary (in the range from 0xnxxxFFF1 through 0xnxxxFFFF). Examples of unaligned accesses capable of causing an abort:
<b>Condition</b>	<p>This only occurs within the ATCM space. It only occurs when the flash is in single cycle mode and operating above 20MHz speed.</p> <ul style="list-style-type: none"> <li>- a 32 bit data read such as a LDR at an address not on a 4 byte boundary</li> <li>- a 16 bit data read such as a LDRH at an address not on a 2 byte boundary</li> <li>- fetching a 32-bit thumb2 instruction which is not aligned on a four byte boundary</li> </ul>
<b>Implication(s)</b>	An abort exception may be generated when accessing unaligned data or instructions in this range
<b>Workaround(s)</b>	<p>Use an option to keep the compiler from generating unaligned data or instructions. For the TI compiler use <code>--unaligned_access=off</code>. Also ensure that hand generated assembly language routines do not create an unaligned access to these locations.</p> <p>OR</p> <p>Do not use single cycle mode (RWAIT=0) at frequencies above 20MHz.</p> <p>OR</p> <p>Reserve the last fifteen bytes of flash in each bank on the ATCM with either a dummy structure that is not accessed, or with a structure that will not create an unaligned access.</p>

<b>FMC#80</b>	<b><i>Abort on Accesses Switching Between two Banks</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	Memory space is readable independent of flash bank boundaries
<b>Issue</b>	An abort is sometimes generated when the next address is a memory access (either instruction fetch or data read) to another bank within the ATCM memory space
<b>Condition</b>	<p>This only occurs in single cycle mode at HCLK frequencies greater than 20MHz.</p> <p>This only occurs on devices with at least two banks of flash in the main memory (TCM) and at least one bank is not a size that can be expressed by <math>2^n</math>.</p> <p>Examples:</p> <p>A 3MB device that is comprised of two 1.5MB flash banks may generate an abort if an access to bank 0 is followed by an access between 1.5MB and 2MB (in bank 1). Likewise, the device may generate an abort if an access to bank 1 is followed by an access between 1MB and 1.5MB (in bank 0).</p> <p>A 2MB device that is comprised of bank 0 with 1.5MB of flash and bank 1 with 0.5MB flash may generate an abort if an access to bank 0 is followed by an access to bank 1.</p>
<b>Implication(s)</b>	An abort exception may be generated when the flash accesses cross bank boundaries
<b>Workaround(s)</b>	Do not operate in single cycle mode above 20MHz in speed.

<b>GCM#59</b>	<b><i>Oscillator can be disabled while PLL is running</i></b>
<b>Severity</b>	4-Low
<b>Expected Behavior</b>	No clock source can be disabled if it is being used
<b>Issue</b>	The oscillator can be disabled if the PLL is the only thing using it as a clock source
<b>Condition</b>	<p>The oscillator may be disabled if:</p> <ol style="list-style-type: none"> <li>1. no clock domain relies upon the oscillator</li> <li>2. no clock domain relies upon any PLL</li> </ol>
<b>Implication(s)</b>	<p>This issue allows the oscillator to be disabled while used by the PLL. When the oscillator disables, the PLL will slip. The system behaves exactly like it would in case of a PLL slip. The response includes:</p> <ol style="list-style-type: none"> <li>1. setting the RF SLIP flag (GBLSTAT.8)</li> <li>2. switching Clock Source 1 from the PLL (if enabled). This autonomous switch prevents use of the PLL until the fault is cleared.</li> <li>3. the device generates an ESM error (if enabled)</li> <li>4. Cause a reset if the Reset-On-Slip Failure bit is set in PLLCTRL1.</li> </ol> <p>If the software now uses the PLL as a clock source, there will be a long delay (mS) for the oscillator and the PLL to restart and provide a clock. Additionally, the SLIP flag(s) must be cleared in order for the PLL to propagate to the clock domains.</p> <p>Normally this is not an issue as the software should not attempt to disable the oscillator when it is being used by the PLL. Also, once the PLL is stable and used as a clock source, the oscillator can no longer be disabled.</p>
<b>Workaround(s)</b>	<p>Since the PLL is a secondary clock source dependent on the Oscillator input, the user software should not disable the Oscillator while the PLL is enabled while neither of them are sources for any of the clock domains.</p>

**MCRC#18** — *CPU Abort Generated on Write to Implemented CRC Space After Write to Unimplemented CRC Space*  
www.ti.com

---

<b>MCRC#18</b>	<b><i>CPU Abort Generated on Write to Implemented CRC Space After Write to Unimplemented CRC Space</i></b>
<b>Severity</b>	4-Low
<b>Expected Behavior</b>	A write to the legal address region (0xFE00_0000 to 0xFE00_01FF) of the CRC module should not generate an abort
<b>Issue</b>	An abort is generated on a write to a legal address region (0xFE000000-0xFE0001FF) of the CRC register space.
<b>Condition</b>	When a normal mode write to an unimplemented address region (0xFE00_0200 to 0xFE00_FFFF) of the CRC register space is followed by a write to a legal address region (0xFE00_0000 to 0xFE00_01FF) of the CRC register space.
<b>Implication(s)</b>	A write to an unimplemented address region of the CRC register space generates a data abort as expected. The next write to a legal address region of the CRC register space generates an unexpected second data abort.
<b>Workaround(s)</b>	None.

<b>MIBSPI#110</b>	<b><i>Multibuffered SPI in Slave Mode In 3- or 4-Pin Communication Transmits Data Incorrectly for Slow SPICLK Frequencies and for Clock Phase = 1</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The SPI must be able to transmit and receive data correctly in slave mode as long as the SPICLK is slower than the maximum frequency specified in the device datasheet.
<b>Issue</b>	The MibSPI module, when configured in multi-buffered slave mode with 3 functional pins (CLK, SIMO, SOMI) or 4 functional pins (CLK, SIMO, SOMI, nENA), could transmit incorrect data.
<b>Condition</b>	This issue can occur under the following condition: <ul style="list-style-type: none"> <li>• Module is configured to be in multi-buffered mode, AND</li> <li>• Module is configured to be a slave in the SPI communication, AND</li> <li>• SPI communication is configured to be in 3-pin mode or 4-pin mode with nENA, AND</li> <li>• Clock phase for SPICLK is 1, AND</li> <li>• SPICLK frequency is VCLK frequency / 12 or slower</li> </ul>
<b>Implication(s)</b>	Under the above described condition, the slave MibSPI module can transmit incorrect data.
<b>Workaround(s)</b>	The issue can be avoided by setting the CSHOLD bit in the control field of the TX RAM. The nCS is not used as a functional signal in this communication, hence setting the CSHOLD bit does not cause any other effect on the SPI communication.

<b>MIBSPI#111</b>	<b><i>Data Length Error Is Generated Repeatedly In Slave Mode when I/O Loopback is Enabled</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	After a data length (DLEN) error is generated and the interrupt is serviced the SPI should abort the ongoing transfer and stop.
<b>Issue</b>	When a DLEN error is created in Slave mode of the SPI using nSCS pins in IO Loopback Test mode, the SPI module re-transmits the data with the DLEN error instead of aborting the ongoing transfer and stopping.
<b>Condition</b>	This is only an issue for an IOLPBK mode Slave in Analog Loopback configuration, when the intentional error generation feature is triggered using CTRL_DLENERR(IOLPBKTSTCR.16).
<b>Implication(s)</b>	The SPI will repeatedly transmit the data with the DLEN error when configured in the above configuration.
<b>Workaround(s)</b>	After the DLEN_ERR interrupt is detected in IOLPBK mode, disable the transfers by clearing the SPIEN bit of SPIGCR1 register (bit 24) and then re-enable the transfers by setting SPIEN.

---

<b>MIBSPI#137</b>	<b><i>Spurious RX DMA REQ from a Slave mode MIBSPI</i></b>
<b>Severity</b>	4-Low
<b>Expected Behavior</b>	The MIBSPI should not generate DMA requests when it has not received data from the SPI master
<b>Issue</b>	A spurious DMA request is generated even when the SPI slave is not transferring data.
<b>Condition</b>	<p>This erratum is only valid when all below conditions are true:</p> <ul style="list-style-type: none"><li>• The MIBSPI is configured in standard (not multi-buffered) SPI mode as a slave.</li><li>• SPIINT0.16 (DMA_REQ_EN) bit is set to enable DMA requests.</li><li>• The nSCS (Chip Select) pin is in active state, but no transfers are active.</li><li>• The SPI is disabled by clearing SPIGCR1.24 (SPIEN) bit from '1' to '0'.</li></ul> <p>The above sequence triggers a false request pulse on the Receive DMA Request as soon as SPIEN bit is cleared from '1' to '0'.</p>
<b>Implication(s)</b>	The SPI generates a false DMA request to the DMA module when the data is not yet available for the DMA module to retrieve.
<b>Workaround(s)</b>	Whenever the SPI is to be disabled by clearing SPIEN bit, clear the DMA_REQ_EN bit to '0' first and then clear the SPIEN bit.

<b>MIBSPI#139</b>	<b><i>Mibspi RX RAM RXEMPTY bit does not get cleared after reading</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The MibSPI RXEMPTY flag is auto-cleared after a CPU or DMA read.
<b>Issue</b>	Under a certain condition, the RXEMPTY flag is not auto-cleared after a CPU or DMA read.
<b>Condition</b>	<p>The TXFULL flag of the latest buffer that the sequencer read out of transmit RAM for the currently active transfer group is 0, AND</p> <p>A higher priority transfer group interrupts the current transfer group and the sequencer starts to read the first buffer of the new transfer group from the transmit RAM, AND</p> <p>Simultaneously, the host (CPU/DMA) is reading out a receive RAM location that contains valid received data from the previous transfers.</p>
<b>Implication(s)</b>	<p>The fake RXEMPTY '1' suspends the next Mibspi transfer with BUFMODE 6 or 7.</p> <p>With other BUFMODEs, a false "Receive data buffer overrun" will be reported for the next Mibspi transfer.</p>
<b>Workaround(s)</b>	<ol style="list-style-type: none"> <li>1. If at all possible, avoid transfer groups interrupting one another.</li> <li>2. If dummy buffers are used in lower priority transfer group, select appropriate "BUFMODE" for them (like SKIP/DISABLED) unless there is a specific need to use the "SUSPEND" mode.</li> </ol>



<b>NHET#54</b>	<b><i>PCNT incorrect when low phase is less than one loop resolution</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	PCNT instruction can correctly capture a low going pulse width if the pulse width is greater than two high resolution clocks
<b>Issue</b>	PCNT instruction may capture incorrect low resolution clock (control field) and high resolution clock value
<b>Condition</b>	When measuring from falling edge to rising edge and the low pulse width is less than one low resolution clock width.
<b>Implication(s)</b>	PCNT cannot be used for capturing the pulse width of a low pulse less than one low resolution clock wide.
<b>Workaround(s)</b>	Connect the input pulse to be measured on two nHET channels using the high resolution share feature. Then use two WCAP instructions, one to measure the falling edge, the second to measure the rising edge. Use the CPU to calculate the time difference. In this workaround the period of the input signal must be two loop resolutions or longer.

---

**NHET#55** *More than one PCNT instruction on the same pin results in measurement error*


---

**Severity** 3 - Medium

**Expected Behavior** It should be possible to use more than one Period/Pulse Count (PCNT) instruction to measure a single pin, as long as only one of the PCNT instructions is configured for high resolution (hr\_lr=HIGH). For example, consider the following code fragments.

**Code Fragment 1 - Should Be OK, But Fails Due to This Issue**

```
PC1    PCNT { hr_lr=HIGH, type=RISE2FALL, pin=2};
PC2    PCNT { hr_lr=LOW,  type=FALL2FALL, pin=2};
```

**Code Fragment 2 - Should Be OK, But Fails Due to This Issue**

```
PC1    PCNT { hr_lr=LOW,  type=RISE2FALL, pin=2};
PC2    PCNT { hr_lr=HIGH, type=FALL2FALL, pin=2};
```

Code fragments 1 and 2 should work properly because only one of the two PCNT instructions are configured for hr\_lr=HIGH, and there is one hi-res structure available.

**Issue** There are two issues.

1. A measurement error is introduced into the result of the PCNT instruction with hr\_lr=HIGH. Normally this instruction would return a result to within  $\pm\frac{1}{2}$  high resolution clock periods of the actual result, due to quantization noise. However another PCNT instruction on the same pin causes an error of up to  $\pm 1$  loop resolution period. Note that this error is greater than the normal loop resolution period error of  $\pm\frac{1}{2}$  loop resolution period; because the high-resolution bits also contribute to the error in this case.
2. A measurement error is introduced into the result of the PCNT instruction with hr\_lr=LOW. The PCNT instruction with hr\_lr=LOW should return a value with 0's in bit positions 6:0 (the high-resolution portion of the measurement result). This is the case when both PCNT instructions are set for hr\_lr=LOW (Code Fragment 3) but for Code Fragments 1 and 2 the loop resolution PCNT returns a non-zero in bit positions 6:0.

**Conditions** This problem occurs when both conditions are true:

1. More than one PCNT selecting the same pin number is executed during the same loop resolution period.
2. One of the PCNT instructions is configured for high resolution (hr\_lr=HIGH).

Please also note that the N2HET assembler defaults to high resolution for PCNT if the hr\_lr field is not specified as part of the instruction. Therefore unless the instruction is coded explicitly with 'hr\_lr=LOW' as an option, the assembler will create N2HET machine code with hr\_lr=HIGH.'

**Implications** The impact is greatest when workaround option 1 cannot be applied due to the number of timer pins required by the application. If Option 1 cannot be applied, then the PCNT measurements on this pin are reduced to  $\pm\frac{1}{2}$  loop resolution period.

**Workaround(s)** Option 1 - Use the HR Share feature and make both measurements with hr\_lr=HIGH. First, set the appropriate HRSHARE bit in the HETHRSH register. In the following example this means setting HETHRSH bit 1 - "HRSHARE3/2". This bit causes the input of device pin 2 to drive the N2HET pin inputs 2 and 3. Then modify the N2HET code sequence to use pin 3 for one of the PCNT instructions:

**Code Fragment 1 Modified for HR Share**

```
PC1    PCNT { hr_lr=HIGH, type=RISE2FALL, pin=2};
PC2    PCNT { hr_lr=HIGH, type=FALL2FALL, pin=3};
```

This option exceeds the original measurement resolution objective because both PCNT measurements are made with high-resolution. The disadvantage of this workaround is that it requires the high-resolution structure of pin 3, leaving pin 3 only useable as a GPIO pin rather than as a timer pin.

Option 2 - Use only loop resolution mode PCNT instructions (as in Code Fragment 3). This will work properly while leaving pin 3 available for timing functions, but the resolution on both the period and duty cycle measurements are reduced to loop resolution.

**Code Fragment 3 - OK**

```
PC1    PCNT { hr_lr=LOW, type=RISE2FALL, pin=2};  
PC2    PCNT { hr_lr=LOW, type=FALL2FALL, pin=2};
```

<b>PBIST#4</b>	<b><i>PBIST ROM Algorithm Doesn't Execute</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	PBIST controller checks memories with the specified algorithm as documented in the TRM
<b>Issue</b>	The possibility that the PBIST algorithms will not execute only occurs when PBIST is initially run after power on reset. Once the PBIST controller starts working, it will continue to work until the next power cycle.
<b>Condition</b>	The possibility that the PBIST algorithms will not download only occurs when PBIST is initially executed after power on reset. Once the PBIST ROM starts working, it will continue to work until the next power cycle.
<b>Implication(s)</b>	The PBIST test may return with a pass status, even though the algorithm was not properly executed
<b>Workaround(s)</b>	<p>This condition does not occur often, but when it does occur the execution time is very short. Successive attempts eventually succeed. One workaround is to measure the execution time of the PBIST algorithm. Using a software loop with interrupts disabled is sufficient. If the execution time is much shorter than the normal execution time and the status indicates PBIST passed, ignore the results and rerun the PBIST test. Normal execution time is dependent on clock speeds and which memory and algorithms are selected. The normal execution time can be derived from PBIST times given in the datasheet, or as measured in initial code development.</p> <p>TI recommends to use 120% of the normal time as a time out value and less than 80% of the normal execution time as an indication that the PBIST controller did not execute properly.</p> <p>A more sophisticated workaround is to use the <code>errata_PBIST_4()</code> function provided in HALCoGen version 3.08.00 or later.</p>

<b>SSWF021#35</b>	<b><i>Potential clock glitch when switching PLL clock divider from divide-by-1.</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	User should be able to switch the PLL clock divider from any valid setting to any other valid setting.
<b>Issue</b>	When switching the PLL output clock divider from divide-by-1 to any other ratio a clock glitch may be generated. Unpredictable results can occur in the clocked circuitry as a result from the resultant glitch.
<b>Condition</b>	The glitch is created when switching the PLL clock divider from divide-by-1; the glitch propagates to logic that can be disrupted when that PLL is the clock source for a clock domain.
<b>Implication(s)</b>	The issue causes unpredictable results when the glitch propagates to circuitry in a clock domain for which the PLL is the clock source.
<b>Workaround(s)</b>	Switch all clock domains to a different source (such as oscillator) before switching the PLL output clock divider from divide-by-1 to a larger divider; after the PLL divider has been changed, revert to the PLL as clock source for those clock domains.

---

**SSWF021#44**      ***Change to PLL Lock Time***


---

**Severity**                      4-Low

**Expected Behavior**        The time for the PLL to lock would be the same for all revisions of a part.

**Issue**                              The PLL lock time has been increased on newer revision parts by 384 OSCIN cycles.

**Condition**                        None

**Implication(s)**                The PLL takes longer to lock. If the software has a timeout loop waiting for the PLL to lock, software developed on this revision of silicon may timeout on future revisions of silicon.

**Workaround(s)**                If there is a timeout loop in the software waiting for the PLL to lock, the timeout value should be large enough to allow for the greater lock time required in newer versions of the silicon. The lock time increases:

from  $128 + 1024 \cdot NR$  OSCIN cycles  
to  $512 + 1024 \cdot NR$  OSCIN cycles

For typical PLL settings, the input divider is larger than 1 so that the percentage increase in lock time is small.

<b>SSWF021#45</b>	<b><i>PLL Fails to Start</i></b>
<b>Severity</b>	2-High
<b>Expected Behavior</b>	When the PLL control registers are properly initialized and the appropriate clock source disable bit is cleared, after the prescribed number of OSCIN cycles, the PLL should be locked and the appropriate CSVSTAT bit should be set.
<b>Issue</b>	<p>On rare occasions the PLL does not start properly. The fail has one of three signatures:</p> <ol style="list-style-type: none"> <li>1. CSVSTAT is set, but the ESM flag for PLL slip is set.</li> <li>2. CSVSTAT is not set and the ESM flag for PLL slip is set.</li> <li>3. CSVSTAT is set, the ESM flag for PLL slip is not set, but the PLL as measured by the DCC is not running.</li> </ol>
<b>Condition</b>	This issue applies to both PLLs (if the device has more than one PLL). This condition occurs only from a power-on. Once the PLL has locked, the PLL stays locked. Once properly locked, the PLL can be disabled and re-enabled with no issues.
<b>Implication(s)</b>	If the PLL is used as the main clock source when it has not properly started, the CPU may stop executing instructions.
<b>Workaround(s)</b>	<p>While the main clock is being driven by the oscillator, the software loop checking that the PLL has locked (CSVSTAT = 1 ) should also check if the ESM flag for PLL slip has been set. When the CSVSTAT bit is set, the PLL frequency should be measured with the DCC before using the PLL as a clock source. If either the ESM flag for PLL slip is set, or the PLL has an incorrect frequency, the PLL should be disabled and the lock procedure should be repeated; TI recommends allowing a minimum of five attempts.</p> <p>A more detailed explanation of the workaround with associated source code can be found in the application note:  <a href="#">Hercules PLL Advisory SSWF021#45 Workaround</a></p>

**STC#26** — *The value programmed into the Self Test Controller (STC) Self-Test Run Timeout Counter Preload Register (STCTPR) is restored to its reset value at the end of each self test run.* www.ti.com

---

<b>STC#26</b>	<b><i>The value programmed into the Self Test Controller (STC) Self-Test Run Timeout Counter Preload Register (STCTPR) is restored to its reset value at the end of each self test run.</i></b>
<hr/>	
<b>Severity</b>	4-Low
<b>Expected Behavior</b>	Once the Self-Test Run Timeout Counter Preload Register (STCTPR) is written, the value written into the register will be maintained until it is overwritten or a system or power on reset occurs and it will be used to preload the timeout counter for each self test run.
<b>Issue</b>	The STCTPR is reset to the reset default value (0xFFFFFFFF) at the end of each CPU self test run and the value previously written to the STCTPR register is lost.
<b>Condition</b>	Execution of any CPU self test with a STCTPR value other than the default value (0xFFFFFFFF).
<b>Implication(s)</b>	Subsequent self test runs will use a maximum timeout value of 0xFFFFFFFF if not re-written to the desired value.
<b>Workaround(s)</b>	The Timeout preload value in STCTPR register needs to be programmed to the required time out value before starting each self test if a timeout count other than 0xFFFFFFFF is desired.



---

<b>STC#29</b>	<b><i>Inadvertent Performance Monitoring Unit (PMU) interrupt request generated if a system reset [internal or external] occurs while a CPU Self-Test is executing.</i></b>
<hr/>	
<b>Severity</b>	4-Low
<b>Expected Behavior</b>	If an internal or external system reset is asserted the CPU should be reset cleanly with no inadvertent interrupt requests.
<b>Issue</b>	An unexpected PMU interrupt request may be generated.
<b>Condition</b>	This condition can occur when an internal or external system reset is asserted and the CPU is executing a CPU self test.
<b>Implication(s)</b>	The interrupt request signal from the performance monitoring unit (PMUIRQ) may inadvertently be set. This signal will generate an interrupt to the Vector Interrupt Module (VIM) and later become an interrupt to the CPU. Therefore, it is possible to see an unexpected interrupt after the CPU comes out of the system reset.
<b>Workaround(s)</b>	Clear VIM interrupt request 22 by writing 0x00400000 to location 0xFFFFFE20 before enabling this interrupt.

---

<b>STC#31</b>	<b>Self Test Controller Returns a False Failure</b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The STC tests the logic of the CPUs then generates a CPU reset on completion.
<b>Issue</b>	The STC may indicate that the self test (LBIST) failed when the CPU logic is working properly. The root cause is that the ROM in the STC is not read properly. This is the same root cause as in erratum PBIST#4.
<b>Condition</b>	This only occurs after initial power on. This fail condition is believed to be very rare, but it can be reproduce in simulations and has been seen in similar circuits. The fail mode is dependent on temperature, core voltage slew rate and currents into the device from input pins before the device powers up. The impact of these factors is different on each device.
<b>Implication(s)</b>	The CPU self test appears to fail.
<b>Workaround(s)</b>	Use the function "errata_PBIST_4()" provided in HALCoGen 3.08.00 or later before running PBIST or LBIST. Then run the PBIST ROM tests on all ROMs before using the STC controller to execute LBIST.

<b>SYS#046</b>	<b><i>Clock Source Switching Not Qualified With Clock Source Enable And Clock Source Valid</i></b>
<b>Severity</b>	4-Low
<b>Expected Behavior</b>	An attempt to switch to a clock source which is not valid yet should be discarded.
<b>Issue</b>	Switching a clock source by simply writing to the GHVSRC bits of the GHVSRC register may cause unexpected behavior. The clock will switch to a source even if the clock source was not ready.
<b>Condition</b>	A clock domain that is programmed to take the clock source which is not yet valid as indicated by the CSVSTAT register.
<b>Implication(s)</b>	Unexpected behavior stated above.
<b>Workaround(s)</b>	Always check the CSDIS register to make sure the clock source is turned on and check the CSVSTAT register to make sure the clock source is valid. Then write to GHVSRC to switch the clock.

---

**SYS#102**                      ***Bit field EFUSE\_Abort[4:0] in SYSTASR register is read-clear instead of write-clear***


---

<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	The Technical Reference Manual states that EFUSE_Abort[4:0] of the SYSTASR register should be write-clear in privilege mode.
<b>Issue</b>	However, these bits are implemented as read-clear.
<b>Condition</b>	Always.
<b>Implication(s)</b>	Software implementation for error handling needs to take care of this as the subsequent reads of the register can return value of zero.
<b>Workaround(s)</b>	Avoid multiple read accesses of the SYSTASR register.
	None

<b>USB#01</b>	<b><i>CPU hangs on back to back writes to USB device registers</i></b>
<b>Severity</b>	3-Medium
<b>Expected Behavior</b>	CPU writes to the USB registers do not hang the CPU
<b>Issue</b>	When the CPU does two or more back to back writes to the USB device registers, the CPU might hang.
<b>Condition</b>	This occurs only if the USB registers are configured as "Device" memory, the CPU does back to back writes to USB device registers, and another bus master is also reading or writing to the EMIF, the EMAC or the USB. (Back to back writes means any two writes without an intervening read from any location that is configured as "device" memory.)
<b>Implication(s)</b>	The CPU stops executing instructions and does not respond to interrupts.
<b>Workaround(s)</b>	Make sure when CPU writes to USB registers there are no back to back writes by doing one of the following: <ul style="list-style-type: none"><li>a. By Configuring USB memory region as "Strongly Ordered", which guarantees each write completes before the CPU does another write</li><li>b. By Configuring USB memory region as "Device" and perform a read after every write which also guarantees that the write completes before another write can happen</li></ul>

<b>VIM#27</b>	<b><i>Unexpected phantom interrupt</i></b>
<b>Severity</b>	2-High
<b>Expected Behavior</b>	When responding to an interrupt and a subsequent interrupt is received, the corresponding VIM request should be flagged as pending in the VIM status registers. When the CPU is ready to service the subsequent interrupt, the correct service routine address should be fetched by the CPU.
<b>Issue</b>	On rare occasions the VIM may return the phantom interrupt vector instead of the real interrupt vector.
<b>Condition</b>	This condition is specific to software and hardware vectored modes. This is not applicable for legacy interrupt servicing mode. This condition occurs when the ratio of GCLK to VCLK is 3:1 or greater for hardware vectored mode, or the ratio of GCLK to VCLK is 5:1 or greater for software vectored mode. A subsequent interrupt request must occur when the VIM is finishing acknowledging a previous interrupt.
<b>Implication(s)</b>	The subsequent interrupt request vectors to the phantom interrupt routine instead of the correct service routine.
<b>Workaround(s)</b>	The issue can be completely avoided if the GCLK:VCLK ratio is configured as 1:1 or 2:1. For other VCLK ratios, the phantom interrupt handler simply needs to exit as normal, without taking any special steps. If this issue is present, the VIM will interrupt the CPU again, providing the correct vector.

## 4 Revision History

This silicon errata revision history highlights the technical changes made from the previous revision of this document to the current revision.

**Table 2. Revision History from Errata Document Revision F to Revision G**

Advisory Changes in Advisory List	Advisory ID
Added advisory(s)	SSWF021#45
Removed advisory(s)	None
Modified advisory(s)	None
Other	None

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)