

Qutaiba Saleh, Jonathan Bishop, Andrew Shutzberg, Krunal Bhargav, and Cooper Kelley

ABSTRACT

This application note presents a series of benchmarks measuring performance of various components of the AM62Px family of devices. Some of the standard benchmarks are included in the Linux SDK while the others can be downloaded from the respective hosting websites. Instructions on how to execute some of the tests and analysis of the results are also included.

Table of Contents

1 Introduction	3
1.1 Change Cortex-A53 Clock Frequency	
2 Processor Core and Compute Benchmarks	
2.1 Dhrystone	
2.2 CoreMark-Pro	
2.3 Fast Fourier Transform	
2.4 Cryptographic Benchmarks	
2.5 IPC Mailbox Latency	
3 Memory System Benchmarks	
3.1 Memory Bandwidth and Latency	
3.1.1 LMBench	
3.1.2 STREAM	9
3.2 Critical Memory Access Latency	
3.3 UDMA: DDR to DDR Data Copy	
4 Graphics Processing Unit Benchmarks	
4.1 Glmark2	11
4.2 GFXBench5	
5 Video Codec	
6 References	13
7 Revision History	13

List of Figures

Figure 1-1. AM62Px Functional Block Diagram	3
Figure 3-1. Memory Read Latency	. 9

List of Tables

Table 2-1. Dhrystone Benchmarks	4
Table 2-2. CoreMark®-Pro Results	5
Table 2-3. NE10 CFFT Benchmark	5
Table 2-4. Symmetric Cryptography and Secure Hash in Mbit/s	6
Table 2-5. Public Key Cryptography Benchmarks	6
Table 2-6. IPC 32-Bit Latency with Interrupts	6
Table 2-7. IPC 32-Bit Latency with Polling	
Table 3-1. LMBench Results	8
Table 3-2. Memory Read Latency Results	9
Table 3-3. Stream Benchmarks	10
Table 3-4. Critical Memory Access Latency of A53, R5F MCU, and R5F WKUP	10
Table 3-5. UDMA Channel Classes	10
Table 3-6. UDMA: DDR to DDR Block Copy	11
Table 4-1. AM62P GPU Specifications	

EXAS NSTRUMENTS
www.ti.com

Table 4-2. Glmark2 Results	11
Table 4-3. GFXBench5 Results	11
Table 5-1. Video Codec Latency	12

Trademarks

Arm[®] and Cortex[®] are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. CoreMark[®] is a registered trademark of Embedded Microprocessor Benchmark Consortium. All trademarks are the property of their respective owners.



1 Introduction

AM62Px contains up to four Arm[®]-Cortex[®]-A53 cores with 64-bit architecture, a Cortex-R5F MCU core, a Cortex-R5F Device Management core, and various other features including: multi-high definition display support, 3D-graphics acceleration, 4K video acceleration, and extensive peripherals make the AM62Px well-suited for a broad range of automotive and industrial applications, including automotive digital instrumentation, automotive displays, industrial HMI, and more. The AM62Px supports LPDDR4 32-bit width with speed of 3200 MT/s. Figure 1-1 is a functional block diagram for AM62Px. For details, see *AM62Px Sitara Processors Data Sheet*.




Figure 1-1. AM62Px Functional Block Diagram

This document presents a number of industry standard and application specific benchmarks measured on the AM62Px processor. The tests focus on the performance of the Arm-Cortex-A53 cores and the LPDDR4 memory with some application specific benchmarks for the Arm-Cortex-R5F MCU, GPU, and other components. The key parameters of the evaluation board are 1.25GHz and 1.4GHz clock speed for the Arm-Cortex-A53 cores, and a 32-bit wide LPDDR4 at a speed of 3200MT/s. Most of the standard benchmarks are already included in the SDK and can be directly executed while the other benchmarks can be downloaded from the respective official host websites. All of the benchmarks are implemented using Linux SDK 9.02.



1.1 Change Cortex-A53 Clock Frequency

Maximum frequency of A53 cores on AM62Px varies based on speed grade of the device and the VDD_CORE voltage applied. To obtain peak performance of the device, in some of the benchmarks, the setup was modified to run the A53 cores on AM62Px at 1.4GHz.

2 Processor Core and Compute Benchmarks

This section contains benchmarks contained within an Arm Cortex processor core. Synthetic benchmarks included are for example Dhrystone.

2.1 Dhrystone

Dhrystone benchmark focuses on the processor core performance. The benchmark runs from warm L1 caches in all modern processors. The benchmark scales linearly with clock speed. Even though the benchmark was introduced in 1984 by Reinhold P. Weicker, Dhrystone still gets used in embedded processing. The industry has adopted the VAX 11/780 as the reference 1 MIPS machine. The VAX 11/780 achieves 1757 Dhrystones per second. The score is calculated by normalizing the time the benchmark loop runs by the reference 1 MIPS machine score of 1757. A common issue is to further normalize to DMIPS/MHz/core as the score scales linearly with clock speed. For standard Arm cores, the DMIPS/MHz is identical to the same compiler and flags. Dhrystone is a single core benchmark, a simple sum of multiple cores running the benchmark in parallel is sometimes used.

The Dhrystone (Version 2.1, C Language) benchmark is included in the SDK and can be performed by simply running the command *dhrystone*. Due to the short execution time, TI recommends to run the test for high number of iterations to measure accurate results. More than 100 million iterations are used in the tests implemented for Arm-Cortex-A53. The code block below shows a short version of the terminal printout for Dhrystone benchmark execution.

root@am62pxx-evm:~# dhrystone
Dhrystone Benchmark, Version 2.1 (Language: C)
Program compiled without 'register' attribute
Please give the number of runs through the benchmark: 100000000
Execution starts, 100000000 runs through Dhrystone
Execution ends
Final values of the variables used in the benchmark:
.
.
.
.
.
Microseconds for one run through Dhrystone: 0.1
Dhrystones per Second: 7142857.0

Table 2-1 shows the results for this benchmark with the compiler and operating system details. The aggregate scores for AM62Ax with four A53 cores running at 1.25GHz and 1.4GHz are 14,229DMIPS and 16,261DMIPS, respectively.

	Arm-Cortex-A53(1.25GHz)	Arm-Cortex-A53 (1.4GHz)		
Dhrystones/s	6,250,000	7,142,857		
Normalized dhrystones (divide by 1757 reference for 1MIPS)	3,557	4,065		
DMIPS/MHz each core	~3	~3		
Compiler and flags	GCC 11.4 -march=ARMv8 -O3			
Operating system	Linux 6.1.80 (2023)			

Table 2-1. Dhrystone Benchmarks

2.2 CoreMark-Pro

CoreMark[®]-Pro tests the entire processor, adding comprehensive support for multi-core technology, a combination of integer and floating-point workloads, and data sets for utilizing larger memory subsystems. The components of CoreMark-Pro utilizes all levels of cache with an up to 3MB data memory footprint. Many, but not all of the tests, are also using P threads to allow utilization of multiple cores. The score scales with the number of cores but is always less than linear (dual core score is less than 2x single core).

CoreMark-Pro must not be confused with the smaller CoreMark which, like Dhrystone, is a microbenchmark contained in L1 caches of a modern processor.

CoreMark-Pro is not included in the SDK and can be downloaded from the official host website. In this tests, the code is directly cloned and built in the AM62Px EVM. Next are the steps to clone, build, and run CoreMark-Pro directly on the target:

1. Clone the repository.

root@am62pxx-evm:~# git clone <u>https://github.com/eembc/coremark-pro.git</u>

2. Build CoreMark-Pro

```
root@am62pxx-evm:~# cd coremark-pro/
root@am62pxx-evm:~/coremark-pro# make TARGET=linux64 build-all
```

3. Run CoreMark-Pro: use "certify-all" to run all 9 benchmarks of CoreMark-Pro and "XCMD" to set the number of cores.

root@am62pxx-evm:~/coremark-pro# make TARGET=linux64 certify-all XCMD='-c4'

All official CoreMark-Pro rules have been satisfied such as making sure that the execution time of each workload is at least 1000 times the minimum timer resolution. Table 2-2 shows the CoreMark-Pro results for single, dual, and quad A53 cores at both 1.25GHz and 1.4GHz.

	Arm-Cortex-A53 At 1.25GHz [iter/s]	Parallel Scaling	Arm-Cortex-A53 At 1.4GHz [iter/s]	Parallel Scaling
Single Core	850	1	936	1
Dual Core	1,531	1.82	1,700	1.82
Quad Core	2,426	2.88	2,654	2.83

Table 2-2. CoreMark®-Pro Results

2.3 Fast Fourier Transform

Fast Fourier Transform (FFT) is on of the most common signal processing algorithms.Table 2-3 shows a 1024-point single precision floating point complex FFT execution time on Arm-Cortex-A53. The benchmark on Arm-Cortex-A53 uses the implementation from Ne10 library, which leverages the Advanced SIMD or NEON acceleration of Cortex-A53. This library is not included in the SDK but can be downloaded from the official Ne10 repository.

Table	2-3	NF10	CFFT	Benchmark
Iabic	<u>z</u> -J.			Dencimark

	Arm-Cortex-A53 at 1.25GHz (single thread / core)	Arm-Cortex-A53 at 1.4GHz (single thread / core)				
1024-point Complex FFT Execution Time	35µs	31µs				

2.4 Cryptographic Benchmarks

The AM62Px Processor SDK Linux includes an openssl cryptographic library which provides optimized implementations of cryptographic functions. The AM62Px Processor SDK Linux is employed by some applications such as HTTPS, ssh, and netconf implementations. For the highest performance, the higher-level interface provided by the EVP library must be used. Table 2-4 shows a set of selected benchmarks of software observed performance run on AM62Px. Command run was *openssl speed -elapsed -evp <cryptographic mode> -multi 4*. This is utilizing all four A53 cores using four threads. In these tests, the Arm-Cortex-A53 is clocked at

1.4GHz. The output of the openssl command is in KB/s. To meet desired industry standard, the results reported in the Table 2-4 are transformed to Mb/s.

		n eynnitearie ei	jptegraphy an			
		Frame Size (bytes)				
	16	64	256	1024	8192	16384
aes-128-gcm	2,035	6,082	12,285	17,755	20,806	21,033
aes-256-gcm	1,945	5,652	10,906	15,271	18,231	18,485
aes-128-ctr	3,205	9,477	19,306	27,385	31,360	31,597
sha256	412	1,531	4,950	11,190	17,774	18,538
sha512	240	956	2,083	3,496	4,365	4,441
chacha20- poly1305	1,306	2,802	5,519	6,876	7,288	7,313

Table 2-4. Symmetric Cryptography and Secure Hash in Mbit/s

Further benchmarks for public key cryptography are shown in Table 2-5. Tests can be run with command *openssl* speed -elapsed -multi 4 <algorithm> .

RSA	size	512	1024	2048	3072	4096
	sign/second	16,359	3,419	520	171	76
	verify/second	202,801	67,920	19,394	8,950	5,124
ECDSA	curve	nistp224	nistp256	nistp521	nistk233	nistb233
	sign/second	1,884	23,010	240	1,467	1,395
	verify/second	2,124	7,859	315	743	707

Table 2-5. Public Key Cryptography Benchmarks

2.5 IPC Mailbox Latency

The AM62Px device contains a Mailbox IP as one of the primary methods of inter-processor communication (IPC). The Mailbox module serves to facilitate the communication between the various on-chip processors of the device by providing a queued mailbox-interrupt mechanism.

The queued mailbox-interrupt mechanism allows the software to establish communication channels between multiple processors (users) through a set of registers and associated interrupt signals with a small 32-bit payload.¹ The Mailbox consists of 8 groups of FIFOs (clusters) that support bidirectional communication between a maximum of 4 users.

Each cluster contains a series of 16 FIFOs, each supporting unidirectional communication between up to 4 users. Each FIFO holds up to 4 32-bit messages.

The measurements were made on the AM62Px platform using bare-metal silicon verification tests. The R5F cores operated out of local TCM, while A53 cores operated out of DDR. Each test included a loop of 32 send/ receive iterations, whose results were averaged. Two methods of servicing received messages were used: one using processor interrupts (shown in Table 2-6), and the other using polling (shown in Table 2-7).

Table 2-6. IPC 32-Bit Latency	y with Interrupts
-------------------------------	-------------------

32-Bit Send/Receive Average Latency (ns)					
Receiving Cores					
Sending Cores	A53 R5F MCU R5F WKUP				
A53	693 409 340				
R5F MCU	745 309				
R5F WKUP	695 331				

¹ The Mailbox interrupts are statically routed as shown in Table 4-48 of the AM62Px Sitara Processors Technical Reference Manual.

32-Bit Send/Receive Average Latency (ns)						
Sending Cores	Receiving Cores					
Sending Cores	A53 R5F MCU R5F WKUP					
A53	521 502 471					
R5F MCU	445 497					
R5F WKUP	508 361					

Table 2-7. IPC 32-Bit Latency with Polling

3 Memory System Benchmarks

This section contains benchmarks involving the Arm-Cortex processor core and the memory system of the System-on-Chip (SoC). Synthetic benchmarks included are, for example, LMBench and CoreMark-Pro. Math function benchmarks include Fast Fourier Transforms (FFT).

3.1 Memory Bandwidth and Latency

A subset of LMBench and STREAM are benchmarks to measure achieved memory bandwidth and latency from software.

3.1.1 LMBench

LMBench is a suite of micro benchmarks for processor cores and operating system primitives. The memory bandwidth and latency related tests are most relevant for modern embedded processors. The results vary a little (< 10%) run to run.

LMBench benchmark *bw_mem* measures achieved memory copy performance. With parameter *cp*, the benchmark does an array copy and *bcopy* parameter uses the runtime glibc version of *memcpy()* standard function. The glibc uses a highly optimized implementation that utilizes, for example, SIMD resulting in higher performance. The size parameter equal to or smaller than the cache size at a given level measures the achievable memory bandwidth from software doing a typical for loop or *memcpy()* type operation. Typical use is for external memory bandwidth calculation. The bandwidth is calculated as byte read and written counts as 1, which is roughly half of STREAM copy result. The benchmark further allows creating parallel threads with -P parameter. To get the maximum multi-core memory bandwidth, create the same amount of threads as there are cores available for the operating system, which is 4 for AM62Px Linux (-P 4). To show full performance characterization of the AM62Px, the LMBench tests are implemented on full factorial combinations of number of cores and clock frequency. The code block below shows terminal printout of executing the LMBench commands.

```
root@am62pxx-evm:~# bw_mem 8M bcopy
8.00 1956.71
root@am62pxx-evm:~# bw_mem -P 2 8M bcopy
8.00 3122.66
root@am62pxx-evm:~# bw_mem -P 4 8M bcopy
8.00 3605.80
root@am62pxx-evm:~# bw_mem 8M cp
8.00 1012.27
root@am62pxx-evm:~# bw_mem -P 2 8M cp
8.00 1568.78
root@am62pxx-evm:~# bw_mem -P 4 8M cp
8.00 1874.32
```

Table 3-1 shows the measured bandwidth and the efficiency compared to theoretical wire rate. The wire rate used is the LPDDR4 MT/s rate times the width divided by two (read and write making up a copy both consume the bus).

$$Efficiency = \frac{Measured Speed}{\frac{LPDDR4 MT/s \times width}{2}} = \frac{Measured Speed}{\frac{3200 \times 4B}{2}} = \frac{Measured Speed}{6400}$$
(1)



Table 3-1. LMBench Results					
Command	Description	Arm-Cortex-A53 at 1.25GHz, LPDDR4-3200MT/ s-32 Bit [MB/s]	LPDDR4 Efficiency [%]	Arm-Cortex-A53 at 1.4GHz, LPDDR4-3200MT/ s-32 Bit [MB/s]	LPDDR4 Efficiency [%]
Bw_mem 8M bcopy	Single core, glibc memcpy	1,911	30	1,956	31
bw_mem -P 2 8M bcopy	Dual core, glibc memcpy	3,052	48	3,122	49
bw_mem -P 4 8M bcopy	Quad core, glibc memcpy	3,571	56	3,605	56
Bw_mem 8M cp	Single core, inline copy loop	1,003	16	1,012	16
bw_mem -P 2 8M cp	Dual core, inline copy loop	1,562	24	1,568	25
bw_mem -P 4 8M cp	Single core, inline copy loop	1,862	29	1,874	29

LMBench benchmark *lat_mem_rd* is used to measure the observed memory access latency for external memory (LPDDR4 on AM62Px) and cache hits. The two arguments are the size of the transaction (64 in the code block below) and the stride of the read (512). These two values are selected to measure the latency to caches and external memory, not the processor data prefetchers or other speculative execution. For access patterns, the prefetching works, but this benchmark is most useful to measure the case when the prefetching does not.

The code block below shoes the terminal printout of executing *lat_mem_rd* command. The left column is the size of the data access pattern in megabytes, right column is the round trip read latency in nanoseconds. This command is executed for Arm-Cortex-A53 clock frequency of 1.25GHz and 1.4GHz.

root@am62pxx-evm:~# "stride=512 0.00049 2.145 0.00098 2.145 0.00195 2.145 0.00293 2.145 0.00293 2.145 0.00391 2.145 0.00586 2.145 0.00781 2.145 0.0172 2.145 0.01562 2.145 0.02344 2.289 0.03125 4.179 0.04688 6.494 0.06250 7.748 0.09375 8.626 0.12500 9.283 0.18750 9.764 0.25000 9.976 0.37500 11.156 0.50000 33.705 0.75000 94.007 1.00000 126.437 1.50000 142.957 2.00000 145.089 3.00000 147.626 8.00000 147.626 8.00000 147.867 12.00000 148.112 16.00000 148.121 48.00000 148.243 32.00000 148.219	lat_mem_rd	64	512
---	------------	----	-----

Figure 3-1 shows connected scatter plots of memory latency results for both 1.25GHz and 1.4GHz. Based on memory block size (x-axis), the plot can be divided into three regions. The first region is when the accessed memory block is smaller than L1 cache. Assume that the data is completely inside the L1 and such the latency in



this region is a close estimation of L1 cache latency. The second region is when the accessed memory block is bigger than L1 but smaller than L2 cache. The latency in this region is a mix of L1, L2, and LPDDR4 latency. The latency at the middle of that region can be assumed to be a close representation of L2 latency. The third region is when the access memory block is bigger than L2 cache. The last reading in this region reflects the LPDDR4 latency. latency.




Figure 3-1. Memory Read Latency

Table 3-2 shows a summary for Arm-Cortex-A53 read latence	сy.
---	-----

Table 3-2. Memory Read	Latency Results
------------------------	-----------------

Memory	Arm-Cortex-A53 at 1.25GHz [ns]	Arm-Cortex-A53 at 1.4GHz [ns]
L1 cache	2.4	2.1
L2 cache	10.4	9.2
LPDDR4-3200 MT/s	151.3	148.2

3.1.2 STREAM

STREAM is a microbenchmark for measuring data memory system performance without any data reuse. STREAM is designed to miss on caches and exercise the data prefetcher and speculative accesses. STREAM uses double precision floating point (64 bit), but in most modern processors the memory access is the bottleneck. The four individual scores are copy, scale as in multiply by constant, add two numbers, and triad for multiply accumulate.

- Copy: measures memory transfer rate without arithmetic operation, a[i] = b[i]
- Scale: includes a simple arithmetic operation, a[i] = k × b[i]
- Add: includes three memory access in addition to arithmetic operation, a[i] = b[i] + c[i]
- Triad: combines scale and add in one operation, a[i] = b[i] + k × c[i]

For bandwidth, a byte read counts as one and a byte written counts as one resulting in a score that is double the bandwidth LMBench. Table 3-3 shows the measured bandwidth and the efficiency compared to theoretical wire rate. The wire rate used is the LPDDR4 MT/s rate times the width. To get overall maximum achieved throughput the command used is *stream -M 16M -P 4-N 10*, which means four parallel threads and 10 iterations. The Arm-Cortex-A53 clock frequency is setup to 1.4GHz in this test.



	LPDDR4-3200MT/s-32-Bit Bandwidth [MB/s]	LPDDR4-3200MT/s-32-Bit Efficiency [%]	
сору	7,316	57	
scale	7,274	57	
add	6,401	50	
triad	6,059	47	

Table 3-3. Stream Benchmarks

3.2 Critical Memory Access Latency

This section provides round-trip read latency measurements for processors in AM62Px to various memory destinations in the system. The measurements where made on the AM62Px platform using bare-metal silicon verification tests. The tests execute on A53 and R5F processor out of LPDDR4. Each test includes a loop of 8192 iterations to read a total of 32 KiB of data. The number of cycles for each access were counted and divided by the respective processor clock frequency to obtain latency time. Table 3-4 shows the average latency results.

Table 3-4. Critical Memor	y Access Latency of A53,	R5F MCU, and R5F WKUP
---------------------------	--------------------------	-----------------------

Memory	Arm-Cortex-A53 (Avg ns)	Arm-Cortex-R5F MCU (Avg ns)	Arm-Cortex-R5F WKUP (Avg ns)	
LPDDR4	129	207	173	
OCSRAM MAIN	56	120	76	
OCSRAM MCU	120	55	80	
OCSRAM WKUP	207	193	153	
R5F MCU TCM	140	1	180	
R5F WKUP TCM	104	111	1	

Tests were done at 0.75V VDD_CORE, 1.25Ghz A53 cores, 800MHz R5F cores, and 3200MT/s LPDDR4. Tightly-Coupled Memory, or TCM, is RAM that is directly attached to an ARM Cortex core. ARM architecture provides a local internal low latency path and also allows external access to the memory through SoC bus infrastructure.

3.3 UDMA: DDR to DDR Data Copy

This section provides test results and observations for DDR to DDR block copy, using both the High Capacity (HC) & Normal Capacity (NC) UDMA channels, detailed in Table 3-5.

	Description
Normal Capacity (NC)	Provides baseline amount of descriptor and TR prefetch and Tx/Rx control and data buffering. An excellent choice for most peripheral transfers which are communicating with on-chip memories and DDR. With a buffer size of 192B, this FIFO depth allows for 3 read transactions, of 64B data bursts, per flight.
High Capacity (HC)	Provides an elevated amount of descriptor and TR prefetch and custom Tx/Rx control and data buffering. An excellent choice for applications which require moderate per- channel bandwidth with significantly increased data throughput. With an increased buffer size of 512B, this FIFO depth allows for 8 read transactions, of 64B data bursts, per flight.

Table 3-5. UDMA Channel Classes



The following measurements are collected using bare-metal silicon verification tests on A53 executing out of DDR. Transfer descriptors and rings in DDR. Tests were done at 0.75V VDD_CORE, 1.25GHz A53 cores, 800MHz R5F cores, and 3200MT/s LPDDR4. Transfer sizes range from 1KiB to 512KiB.

Buffer Size (KiB)	HC Channel Bandwidth (MiB/s)	NC Channel Bandwidth (MiB/s)	HC Channel Latency (us)	NC Channel Latency (µs)
Dullel Size (RID)	(INID/S)	(INID/S)	The channel Latency (µ3)	No channel Latency (µs)
1	121.92	96.21	8.01	10.15
2	188.16	157.51	10.38	12.40
4	369.56	237.32	10.57	16.46
8	542.16	312.75	14.41	24.98
16	711.20	381.94	21.97	40.91
32	895.93	426.91	34.88	73.20
64	985.03	452.31	63.45	138.18
128	1049.36	464.93	119.12	268.86
256	1087.10	472.64	229.97	528.94
512	1105.71	476.06	452.20	1050.29

Table 3-6. UDMA: DDR to DDR Block Copy

Table 3-6 shows the transfer capacity of both HC & NC channels, and demonstrates an up to 2.3-fold increase in bandwidth, obtained by the High Capacity channel over the Normal Capacity channel.

4 Graphics Processing Unit Benchmarks

AM62P is equipped with a GPU with 3D graphics capabilities as shown in Table 4-1.

Table 4-1. AM62P GPU Specifications

Features	Values
GPU Core	IMG BXS-4-64 with 256KB cache
GFLOPS	50
3D API	OpenGL ES 3.2 and Vulkan 1.2

4.1 Glmark2

Glmartk2 is used to benchmark the performance of the GPU on AM62P. The test is included in the SDK. This test is implemented for DRM and Wayland display types. Table 4-2 shows the commands to run the tests and the results.

Table 4-2. Glmark2 Results

Test	Score
glmark2-es2-drmoff-screen	298
glmark2-es2-waylandoff-screen	744

4.2 GFXBench5

The results shown in Table 4-3 were gathered from the GFXBench5 performance tests.

Table 4-3. GFXBench5 Results

Test	FPS
Manhattan Offscreen	14.72
Trex Offscreen	27.56
Egypt Offscreen	49.15



5 Video Codec

This section introduces benchmarks for the video codec in AM62P. Specifically, the benchmark focuses on using of the H264 encoder and decoder. The results are collected from a close to real use-case scenario which includes transmitting of a live video stream over UDP using gstreamer pipeline. The setup uses a USB camera with resolution of 1920x1080 and rate of 30FPS. The transmitter side captures the live video stream from the camera, encodes the stream using codec accelerator with H264 format, and transmits the video over UDP. The other side receives the video stream over UDP, decodes and displays on the screen. Both the transmitter and receiver side are executed on the same AM62P device. This shows the codec capability of executing both the encoder and decoder at the same time. The latency of each component in the pipeline can be measured using the gstreamer tracer that outputs live logs of the measurements to a file that you specify.

Following is the gstreamer pipeline for the encoder sider and UDP transmitter side with the gstreamer tracer configured to log the latency measurement at "/run/trace encode.log".

```
GST_TRACERS="latency(flags=pipeline+element)" GST_DEBUG=GST_TRACER:7 GST_DEBUG_FILE="/run/
trace_encode.log" \
gst-launch-1.0 \
v4l2src device=/dev/video2 ! image/jpeg, width=1920, height=1080, framerate=30/1 ! jpegdec !
videoconvert ! v4l2h264enc ! h264parse ! rtph264pay ! udpsink host=$1 port=5000 sync=false
```

Following is the gstreamer pipeline for the decoder, UDP receiver and display side with the gstreamer tracer configured to log the latency measurement at "/run/trace_decode.log".

```
GST_TRACERS="latency(flags=element+pipeline)" GST_DEBUG=GST_TRACER:7
GST_DEBUG_FILE=/run/trace_decode.log \
gst-launch-1.0 -v \
udpsrc port=5000 ! 'application/x-rtp, encoding-name=H264, payload=96' !
rtpjitterbuffer latency=50 ! rtph264depay ! h264parse ! v4l2h264dec !
queue ! kmssink driver-name=tidss sync=false plane-id=31
```

The python script provided at /opt/edgai-gst-apps/seripts/gst_tracers/parse_gst_tracers.py can be used to calculate the average of the latency measurements recorded in the .log files for each component in pipeline. This script can be executed in parallel with the gstreamer pipeline to show live updates of the latency measurements. For instance this is the printout for the decoder side.

```
root@am62pxx-evm:/opt/edgeai-gst-apps/scripts/gst_tracers/# parse_gst_tracers.py /run/
trace_decode.log
|element
                     latency
                                     out-latancy
                                                    out-fps
                                                                 frames |
|capsfilter0
                      0.16
                                         27.54
                                                      36
                                                                 30938
|rtpjitterbuffer0
                                         27.53
                                                                 30938
                      0.36
                                                      36
                                                      27
|rtph264depay0
                      0.20
                                         35.86
                                                                 23752
h264parse0
                      0.26
                                         35.86
                                                      27
                                                                 23752
v412h264dec0
                      48.12
                                         35.86
                                                      27
                                                                 23751
                                                      27
                                                                 23751
|udpsrc0
                      49.73
                                         35.86
aueue0
                      0.75
                                         35.86
                                                      27
                                                                 23751
```

The average latency measurements for the encoder and decoder are shown in Video Codec Latency .

Table 5-1. Video Codec Latency

Codec H264	Resolution	Latency [ms]
Encoder	1920x1080	10.58
Decoder	1920x1080	48.12



6 References

- CoreMark-Pro
- STREAM McCalpin, John D. "STREAM: Sustainable Memory Bandwidth in High Performance Computers", a continually updated technical report (1991-2007), available at: http://www.cs.virginia.edu/stream/
- Ne10 math library
- OpenSSL
- Texas Instruments: AM62Px Sitara Processors Data Sheet .

7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (April 2024) to Revision A (August 2024)	Page
•	Updated Section 3.1.2.	9
•	Updated typo in Critical Memory Access Latency	10
•	Updated typo in DMA: DDR to DDR Data Copy	10

STANDARD TERMS FOR EVALUATION MODULES

- 1. Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
- 2 Limited Warranty and Related Remedies/Disclaimers:
 - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
 - 2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

WARNING

Evaluation Kits are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User shall operate the Evaluation Kit within TI's recommended guidelines and any applicable legal or environmental requirements as well as reasonable and customary safeguards. Failure to set up and/or operate the Evaluation Kit within TI's recommended guidelines may result in personal injury or death or property damage. Proper set up entails following TI's instructions for electrical ratings of interface circuits such as input, output and electrical loads.

NOTE:

EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGREDATION OR FAILURE OF THE EVALUATION KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.

3 Regulatory Notices:

3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.
- 3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur

- 3.3 Japan
 - 3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page 日本国内に 輸入される評価用キット、ボードについては、次のところをご覧ください。

https://www.ti.com/ja-jp/legal/notice-for-evaluation-kits-delivered-in-japan.html

3.3.2 Notice for Users of EVMs Considered "Radio Frequency Products" in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

- 1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
- 2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
- 3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けて

いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの 措置を取っていただく必要がありますのでご注意ください。

- 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。
- 2. 実験局の免許を取得後ご使用いただく。
- 3. 技術基準適合証明を取得後ご使用いただく。
- なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿6丁目24番1号

西新宿三井ビル

- 3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧くださ い。https://www.ti.com/ja-jp/legal/notice-for-evaluation-kits-for-power-line-communication.html
- 3.4 European Union
 - 3.4.1 For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

4 EVM Use Restrictions and Warnings:

- 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
- 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
- 4.3 Safety-Related Warnings and Restrictions:
 - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
 - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and handling and use of the EVM by User or its employees, and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
- 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
- 5. Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.
- 6. Disclaimers:
 - 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
 - 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
- 7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

www.ti.com

- 8. Limitations on Damages and Liability:
 - 8.1 General Limitations. IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.
 - 8.2 Specific Limitations. IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
- 9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.
- 10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated