


REV B1 SCHEMATIC CHANGES

- UPDATE THE SOC SYMBOL TO v1.2
- UPDATE Q4,Q5,Q6,Q7,Q9,Q10 TO B SZ068N06NSATMA1 (AVAILABILITY)
- UPDATE R18 TO 6.04K FOR B SZ068N06NSATMA1
- UPDATE PMIC PART NUMBER TO O919A14CTRGRQ1
- UPDATE THE AUTOMATION HEADER NOTES

REV B2 SCHEMATIC CHANGES

- SHEET 20: WIRE CAN XCVR I/O SUPPLY TO VIO_3V3 INSTEAD OF VSYS_3V3. CONNECTING TO VSYS_3V3 CAUSES LEAKAGE BACK THROUGH THE VDA_USB_3V3 RAIL.
- SHEET 25: WIRE ACROSS VSYS_5V0 TO VSW_5V0. NEED TO DRIVE USB LDO INPUT SUPPLY EARLIER TO PREVENT LEAKAGE THROUGH THE VDA_USB_3V3 RAIL.

REV B2 REWORK DETAILS:



Wire C222 to TP57

Cut U45 Pin 5
Wire C189 to U45 Pin 5

Mark ASSY Rev B2

REV	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE	10/18/2016	JAC
B	BETA	07/19/2017	JAC
B1	BETA	09/06/2017	JAC
B2	BETA	10/21/2017	JAC

- SH01 - TITLE PAGE
- SH02 - NOTES
- SH03 - DRA7 MEM VIP CAM DIS SYS
- SH04 - DRA7 CNTVY
- SH05 - DRA7 DDR
- SH06 - DRA7 ANA PWR
- SH07 - DRA7 DIG PWR
- SH08 - DDR3 MEMORY BANK 1
- SH09 - MEM eMMC
- SH10 - TUNER 1 SI47912/902
- SH11 - CLASS D AMPLIFIER
- SH12 - AUDIO INPUTS
- SH13 - WiLINK 1877/NEO_M8U
- SH14 - FPD LINK DISPLAY
- SH15 - FPD LINK CAMERA
- SH16 - USB MEDIA
- SH17 - ENET DP83TC811
- SH18 - USB-UART/JTAG
- SH19 - EXPANSION
- SH20 - RH850/CAN/LIN
- SH21 - HDMI
- SH22 - POWER LM5175
- SH23 - POWER LM5141
- SH24 - PMIC
- SH25 - SECONDARY LDO'S/SWITCHES
- SH26 - LDCP SUPPORT

REVISION STATUS OF SHEETS

REV	A	B1	B1	B1	B2	B1																DATE	BY	APP	USE
SH																						10/18/2016	J.A.C.	DWN	
REV	A																					10/18/2016	T.W.K.	CHR	
SH	21	22	23	24	25	26															10/18/2016	J.A.C.	ENGR		
REV	B	A	B	A	A	B	B	A	B	B2											10/18/2016	J.A.C.	ENGR-MGR		
SH	11	12	13	14	15	16	17	18	19	20											10/18/2016	C.M.D.	DR		
REV	B2	B	B1	B1	B1	B1	B1	A	B	B											10/18/2016	J.A.C.	MFG	NEXT ASSY	
SH	1	2	3	4	5	6	7	8	9	10											10/18/2016	J.A.C.	RLSE	USED ON	

TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board

Page Contents: TITLE PAGE

Size: C DOC NO: 518392 REV: B2

Date: Thursday, November 09, 2017 Sheet 1 of 26

INDEX	BALL	SIGNAL	GPIO	RAIL	IPU/IPD	SCHEMATIC NET	XPU/XPD	REF	TP OPEN GPIO
1	L3	GPMC_A11	GP2_01	VDDSHV10	IPD	SIL_RSTB_CHIPO	PD-10K	R320	1.8V GPIO
2	G1	GPMC_A12	GP2_02	VDDSHV10	IPD	SIL_RSTB_CHIP1	PD-10K	R126	REV-B
3	H3	GPMC_A13	GP2_03	VDDSHV10	IPD	NEO_RESETN			
4	H4	GPMC_A14	GP2_04	VDDSHV10	IPD	APL_RSTn	PU-2.2K	R191	
5	K6	GPMC_A15	GP2_05	VDDSHV10	IPD	nSTANDBY			
6	K5	GPMC_A16	GP2_06	VDDSHV10	IPD	nMUTE			
7	G2	GPMC_A17	GP2_07	VDDSHV10	IPD	DET_USB2_VBUS			
8	F2	GPMC_A18	GP2_08	VDDSHV10	IPD	DET_USB1_VBUS			
9	C20	MCASP2_AXR7	GP1_05	VDDSHV3	IPD	EXP_GPIO_OUT_57			
10	D20	MCASP2_AXR6	GP2_29	VDDSHV3	IPD	EXP_GPIO_OUT_74			
11	H24	XREF_CLK2	GP6_19	VDDSHV3	IPD	NEO_TIMEPULSE	PU-2.2K	R68	REV-B
12	H25	XREF_CLK3	GP6_20	VDDSHV3	IPD	H_XREF_CLK3			REV-B
13	V5	MMC1_SDWP	GP6_28	VDDSHV8	IPD	GNSS_TIME_STAMP			REV-B
14	P5	RMII_MHZ_50_CLK	GP5_17	VDDSHV9	IPD	H_GPIO5_17			REV-B
15	N5	UART3_RXD	GP5_18	VDDSHV9	IPD	VBIAS_SNS_SEL	PD-10K	R384	
16	N2	RGMII0_RXC	GP5_26	VDDSHV9	IPD	H_MMC1_SELn	PD-10K	R425	REV-B
17	P2	RGMII0_RXCTL	GP5_27	VDDSHV9	IPD	H_MCU_DCAN1_STB	PD-10K	R382	REV-B
18	N1	RGMII0_RXD3	GP5_28	VDDSHV9	IPD	H_MCU_GPIO_1			
19	P1	RGMII0_RXD2	GP5_29	VDDSHV9	IPD	H_MCU_GPIO_2			
20	N3	RGMII0_RXD1	GP5_30	VDDSHV9	IPD	H_MCU_GPIO_3			
21	N4	RGMII0_RXD0	GP5_31	VDDSHV9	IPD	H_MCU_GPIO_4			
22	F3	GPMC_CS0	GP2_19	VDDSHV10	IPU	SIL_INTB_CHIPO	PU-10K	R313	
23	G4	GPMC_CS2	GP2_20	VDDSHV10	IPU	SIL_INTB_CHIP1	PU-10K	R122	
24	L4	GPMC_CLK	GP2_22	VDDSHV10	IPU	ENET_INTS _n	PU-10K	R342	
25	H5	GPMC_ADV _N _ALE	GP2_23	VDDSHV10	IPU	ENET_EN	PU-10K	R358	
26	G5	GPMC_OEN_REN	GP2_24	VDDSHV10	IPU	ENET_WAKE	PU-10K	R360	
27	G6	GPMC_WEN	GP2_25	VDDSHV10	IPU	ENET_INH	PU-10K	R365	
28	H2	GPMC_BEN0	GP2_26	VDDSHV10	IPU	nFAULT	PU-2.2K-LED	R242	
29	H6	GPMC_BEN1	GP2_27	VDDSHV10	IPU	nWARN	PU-2.2K-LED	R239	
30	F6	GPMC_WAIT0	GP2_28	VDDSHV10	IPU	VBIAS_ERR	PU-10K	R135	
31	H21	GPIO6_14	GP6_14	VDDSHV3	IPU	USB1_VBUS_OCN	PU-100K	R3	
32	K22	GPIO6_15	GP6_15	VDDSHV3	IPU	USB1_STATUS	PU-100K	R2	
33	K23	GPIO6_16	GP6_16	VDDSHV3	IPU	MMC_PWR_ON	PU-10K	R412	REV-B
34	E24	SPI1_CS2	GP7_12	VDDSHV3	IPU	EXP_GPIO_INTR_43			
35	E25	SPI1_CS3	GP7_13	VDDSHV3	IPU	EXP_GPIO_OUT_78			
36	N23	UART2_RXD	GP7_26	VDDSHV4	IPU	HDMI_CEC_A	IPU-10K		
37	N25	UART2_TXD	GP7_27	VDDSHV4	IPU	HDMI_HPD			
38	U5	MMC1_SDCD	GP6_27	VDDSHV8	IPU	H_MMC1_SDCD	PU-10K	R410	REV-B
39	L5	MDIO_CLK	GP5_15	VDDSHV9	IPU	CAMERA_PDB	PU-10K\10uF	R334	
40	L6	MDIO_D	GP5_16	VDDSHV9	IPU	CAMERA_LOCK			
41	AA4	MMC3_DAT6	GP1_24	VDDSHV8	IPU	BT_EN	PD-2.2K	R223	
42	AB1	MMC3_DAT7	GP1_25	VDDSHV8	IPU	WL_EN	PD-2.2K	R224	
43	Y2	MMC3_CLK	GP6_29	VDDSHV8	IPU	WLAN_IRQ			
44	Y1	MMC3_CMD	GP6_30	VDDSHV8	IPU	IRQ_GNSS			
45	AC10	WAKEUP0	GP1_00	VDDA33V_USB1	NA	VOUT3_INTB	PU-10K	R237	
46	AB10	WAKEUP3	GP1_03	VDDA33V_USB1	NA	H_PMIC_INTn	PU-10K(np)	R236	
47	AD3	USB1_DRVVBUS	GP6_12	VDDA33V_USB2	IPD	H_USB1_DRVVBUS	PD-10K	R11	
48	AA6	USB2_DRVVBUS	GP6_12	VDDA33V_USB2	IPD	H_USB1_DRVVBUS	PD-10K	R13	

REV-B	Population	RJ-Option	Div	Device	Coupling	Sync PU/PD	SOC PIN	IPU/IPD
H_EHRPWM2A	CLK1X_A		1x	LM5175-Q1	AC	PD-110K	Y5	PU
H_EHRPWM2B	CLK2X_B		2x	LM5141-Q1	DC(VDIV)	DIV-10K/10K	Y6	PU
H_EHRPWM3A/3B	CLK8X_B_10V5	CLK8X_A_10V5	8x	LMR23625CF-Q1	AC(VDIV)	DIV-10K/3.32K	Y3/AA1	PU
H_EHRPWM3B/3A	CLK8X_B_PMIC	CLK8X_A_PMIC	8x	O917A1xxTRGZRQ1	DC	PD-49.9	AA1/Y3	PU
H_EHRPWM3A/3B	CLK8X_A	CLK8X_B	8x	LM53603	AC	PD-10K	Y3/AA1	
H_EHRPWM3A/3B	CLK8X_A	CLK8X_B	8x	TPA6404	AC/DC		Y3/AA1	

	I2C1	I2C2	I2C4
CPU ID EEPROM	0x50		
CPU TAS6424QDKQRQ1	0x6A		
CPU DS90UB921-Q1			0x0C
CPU DS90UB934-Q1			0x30
CPU O919A13CTRGZRQ1	0x58,0x59,0x5A		
APPLE AUTHENTICATION	0x10,0x11		
CPU HDMI EEDID		0x50	
	I2C4	I2C Display	
Display DS90UB924-Q1	0x2C	0x2C	
Display PCF8575	Slave Device Alias ID(tbd)	0x27	
Display TLC59108IPW	Slave Device Alias ID(tbd)	0x40	
Display TLC59108IPW ALL CALL	Slave Device Alias ID(tbd)	0x48	
Display EEPROM	Slave Device Alias ID(tbd)	0x57	
Display Touch Controller	Slave Device Alias ID(tbd)	0x14	
RF430CL330H	Slave Device Alias ID(tbd)	0x28	

TEXAS INSTRUMENTS INCORPORATED		
Title: DRA71x L/CARD CPU Board		
Page Contents: NOTES		
Size: C	DOC NO: 518392	REV: B
Date: Thursday, November 09, 2017	Sheet 2	of 26

DRA71x / DRA79x / TDA2E-17 / AM570x

Data Manual: SPRS960A_July2016
 Package: CBD, 17x17mm, 538 PBGA, 0.65mm Pitch
 PCB Footprint: J6Entry_DRA71x_ZDN_v4
 SCH Symbol: IC_J6Entry_17mm_538BGA_v1.2

HDMI

VDDA_HDMI

GPMC/GPIO

VDDSHV10

GPIO

VDDSHV3

GPMC/MMC2

VDDSHV11

SYSTEM

GPMC/GPIO

VDDSHV10

CLOCKING

VDDA_OSC

MEMORY-Nonvolatile

MMC1

VDDSHV8

MMC3/GPIO

VDDSHV7

CONTROL

VDDSHV3

Video Inputs

VIN2

VDDSHV1

I2C






VDDSHV3

Debug

VDDSHV3

Si Test


U27A



X777AJGCB

TEXAS INSTRUMENTS INCORPORATED			
Title: DRA71x LCARD CPU Board			
Page Contents: DRA71x MEM VIP CAM DIS SYS			
Size: C	DOC NO: 518392	REV: B1	
Date: Thursday, November 09, 2017	Sheet 3	of	26

U27E




PCIe
VDDA_PCIE

USB
VDDA33V_USB
VDDA_USB

DRA71x / DRA79x / TDA2E-17 / AM570x

Data Manual: SPRS960A_July2016
Package: CBD, 17x17mm, 538 PBGA, 0.65mm Pitch
PCB Footprint: J6Entry_DRA71x_ZDN_v4
SCH Symbol: IC_J6Entry_17mm_538BGA_v1.2

CONNECTIVITY



ETHERNET
VDDSHV9
VDDSHV3

MLBP
VDDSHV7
VDDSHV3
VDDSHV7



UART
VDDSHV4

DCAN
VDDSHV3

DRA71x



MCASP
VDDSHV3

mcasp1_aclkr/mcasp7_axr2/i2c4_sda/gpio5_0
mcasp1_aclkr/mcasp7_axr2/i2c4_sda/pr2_mdio_mdclk/xx/gpio7_31
mcasp1_fsv/vin1a_d0/i2c3_scl/pr2_mdio_data/gpio7_30
mcasp1_fsr/mcasp7_axr3/i2c4_scl/gpio5_1
mcasp1_axr0/uart6_rxd/vin1a_vsync0/i2c5_sda/pr2_mii0_rxr/xx/gpio5_2
mcasp1_axr1/uart6_txd/vin1a_hsync0/i2c5_scl/pr2_mii0_clk/xx/gpio5_3
mcasp1_axr2/mcasp6_axr2/uart6_ctsn/gpio5_4
mcasp1_axr3/mcasp6_axr3/uart6_rtsn/gpio5_5
mcasp1_axr4/mcasp4_axr2/gpio5_6
mcasp1_axr5/mcasp4_axr3/gpio5_7
mcasp1_axr6/mcasp5_axr2/gpio5_8
mcasp1_axr7/mcasp5_axr3/timer4/gpio5_9
mcasp1_axr8/mcasp6_axr0/spi3_sclk/vin1a_d15/timer5/pr2_mii0_ben/xx/gpio5_10
mcasp1_axr9/mcasp6_axr1/spi3_d1/vin1a_d14/timer6/pr2_mii0_txd/xx/gpio5_11
mcasp1_axr10/mcasp6_aclkr/mcasp6_aclkr/spi3_d0/vin1a_d13/timer7/pr2_mii0_txd/xx/gpio5_12
mcasp1_axr11/mcasp6_fsv/mcasp6_fsv/spi3_cs0/vin1a_d12/timer8/pr2_mii0_txd/xx/gpio5_13
mcasp1_axr12/mcasp7_axr0/spi3_cs1/vin1a_d11/timer9/pr2_mii0_txd/xx/gpio4_18
mcasp1_axr13/mcasp7_axr1/vin1a_d10/timer10/pr2_mii0_clk/xx/gpio6_4
mcasp1_axr14/mcasp7_aclkr/mcasp7_aclkr/vin1a_d9/timer11/pr2_mii0_rxdv/xx/gpio6_5
mcasp1_axr15/mcasp7_fsv/mcasp7_fsv/vin1a_d8/timer12/pr2_mii0_rxd3/xx/gpio6_6
mcasp2_aclkr/vin1a_d7/pr2_mii0_rxd2/xx
mcasp2_fsv/vin1a_d6/pr2_mii0_rxd1/xx
mcasp2_axr0
mcasp2_axr1
mcasp2_axr2/mcasp3_axr2/vin1a_d5/pr2_mii0_rxd0/xx/gpio6_8
mcasp2_axr3/mcasp3_axr3/vin1a_d4/pr2_mii0_rxd0/xx/gpio6_9
mcasp2_axr4/mcasp8_axr0/gpio1_4
mcasp2_axr5/mcasp8_axr1/gpio6_7
mcasp2_axr6/mcasp8_aclkr/mcasp8_aclkr/gpio2_29
mcasp2_axr7/mcasp8_fsv/mcasp8_fsv/gpio1_5
mcasp3_aclkr/mcasp3_aclkr/mcasp2_axr12/uart7_rxd/vin1a_d3/pr2_mii0_crs/xx/gpio5_13
mcasp3_fsv/mcasp3_fsv/mcasp2_axr13/uart7_txd/vin1a_d2/pr2_mii0_col/xx/gpio5_14
mcasp3_axr0/mcasp2_axr14/uart7_ctsn/uart5_rxd/vin1a_d1/pr2_mii1_rxr/xx
mcasp3_axr1/mcasp2_axr15/uart7_rtsn/uart5_txd/vin1a_d0/vin5a_1/d0/pr2_mii1_rxl/xx
mcasp4_aclkr/mcasp4_aclkr/spi3_sclk/uart8_rxd/i2c4_sda
mcasp4_fsv/mcasp4_fsv/spi3_d1/uart8_txd/i2c4_scl
mcasp4_axr0/spi3_d0/uart8_ctsn/uart4_rxd/i2c6_scl
mcasp4_axr1/spi3_cs0/uart8_rtsn/uart4_txd/i2c6_sda
mcasp5_aclkr/mcasp5_aclkr/spi4_sclk/uart9_rxd/i2c5_sda/mlb_clk/xx
mcasp5_fsv/mcasp5_fsv/spi4_d1/uart9_txd/i2c5_scl/xx
mcasp5_axr0/spi4_d0/uart9_ctsn/uart3_rxd/mlb_sig/pr2_mdio_mdclk/xx
mcasp5_axr1/spi4_cs0/uart9_rtsn/uart3_txd/mlb_dat/pr2_mdio_data/xx
spi1_cs0/gpio7_10
spi1_cs1/spi2_cs1/gpio7_11
spi1_cs2/uart4_rxd/mmc3_sdcd/spi2_cs2/dcan2_tx/mdio_mdclk/hdmi1_hpd/gpio7_12
spi1_cs3/uart4_txd/mmc3_sdwpr/spi2_cs3/dcan2_rx/mdio_mdclk/hdmi1_cec/gpio7_13
spi1_d0/gpio7_9
spi1_d1/gpio7_8
spi1_sclk/gpio7_7
spi2_cs0/uart3_rtsn/uart5_txd/gpio7_17
spi2_d0/uart3_ctsn/uart5_rxd/gpio7_16
spi2_d1/uart3_txd/gpio7_15
spi2_sclk/uart3_rxd/gpio7_14
dcan1_tx/uart8_rxd/mmc2_sdcd/hdmi1_hpd/gpio1_14
dcan1_rx/uart8_txd/mmc2_sdwpr/hdmi1_cec/gpio1_15



R81 FROM 0 OHM TO 100 OHMS TO REDUCE REFLECTION AT THE DRIVER. SOC RCVR IS CLOCKING ON SCLK FEEDBACK AT THE PIN.

X777AJGCB


TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x LCARD CPU Board

Page Contents: DRA71x CNTVY

Size: C DOC NO: 518392 REV: B1

Date: Thursday, November 09, 2017 Sheet 4 of 26




**DRA71x / DRA79x /
TDA2E-17 / AM570x**

Data Manual: SPRS960A_July2016
 Package: CBD, 17x17mm, 538 PBGA, 0.65mm Pitch
 PCB Footprint: J6Entry_DRA71x_ZDN_v4
 SCH Symbol: IC_J6Entry_17mm_538BGA_v1.2

**MEMORY-
Volatile, DDR3
EMIF1**

VDDS_DDR1

DRA71x X777AJGCB



DRA71x / DRA79x / TDA2E-17 / AM570x
 Data Manual: SPRS960A_July2016
 Package: CBD, 17x17mm, 538 PBGA, 0.65mm Pitch
 PCB Footprint: J6Entry_DRA71x_ZDN_v4
 SCH Symbol: IC_J6Entry_17mm_538BGA_v1.2






POWER ANALOG SUPPLIES

INTERNAL LDOs

DRA71x
X777AJGCBD

TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board		
Page Contents: DRA71x ANA PWR		
Size: C	DOC NO: 518392	REV: B1
Date: Thursday, November 09, 2017	Sheet 6	of 26



- J15 vdd_1
- J16 vdd_2
- J18 vdd_3
- K12 vdd_4
- K18 vdd_5
- L12 vdd_6
- L17 vdd_7
- M11 vdd_8
- M13 vdd_9
- M15 vdd_10
- M17 vdd_11
- N11 vdd_12
- N13 vdd_13
- N15 vdd_14
- N18 vdd_15
- P10 vdd_16
- P12 vdd_17
- P14 vdd_18
- P16 vdd_19
- P18 vdd_20
- R10 vdd_21
- R12 vdd_22
- R14 vdd_23
- R16 vdd_24
- R17 vdd_25
- T9 vdd_26
- T11 vdd_27
- T13 vdd_28
- T15 vdd_29
- T17 vdd_30
- U9 vdd_31
- U11 vdd_32
- U13 vdd_33
- U15 vdd_34
- U18 vdd_35
- V10 vdd_36
- V12 vdd_37
- V14 vdd_38
- V16 vdd_39
- V18 vdd_40
- W10 vdd_41
- W12 vdd_42
- W14 vdd_43
- W16 vdd_44

- H9 vdd_dsp_1
- H11 vdd_dsp_2
- H13 vdd_dsp_3
- J9 vdd_dsp_4
- J11 vdd_dsp_5
- J13 vdd_dsp_6

- G11 vdds18v_1
- H20 vdds18v_2
- W7 vdds18v_3
- Y18 vdds18v_4
- P7 vdds_mlb_1
- R7 vdds_mlb_2
- P20 vdds18v_ddr1_1
- Y19 vdds18v_ddr1_2
- AA19 vdds18v_ddr1_3

- T19 vdds_ddr1_1
- T20 vdds_ddr1_2
- W20 vdds_ddr1_3
- W17 vdds_ddr1_4
- W18 vdds_ddr1_5
- W20 vdds_ddr1_6

- G9 vddshv1_1
- G10 vddshv1_2
- G15 vddshv3_1
- G17 vddshv3_2
- H15 vddshv3_3
- H17 vddshv3_4
- J19 vddshv3_5
- K19 vddshv3_6
- M19 vddshv4_1
- N19 vddshv4_2
- U7 vddshv7_1
- U8 vddshv7_2
- N8 vddshv8_1
- P8 vddshv8_2
- M7 vddshv9_1
- N7 vddshv9_2
- J7 vddshv10_1
- J8 vddshv10_2
- K8 vddshv10_3
- F7 vddshv11_1
- G7 vddshv11_2
- H7 vddshv11_3

DRA71x / DRA79x / TDA2E-17 / AM570x

Data Manual: SPRS960A_July2016
 Package: CBD, 17x17mm, 538 PBGA, 0.65mm Pitch
 PCB Footprint: J6Entry_DRA71x_ZDN_v4
 SCH Symbol: IC_J6Entry_17mm_538BGA_v1.2

POWER

DIGITAL SUPPLIES & GNDS

- vss_1 A25
- vss_2 G8
- vss_3 G13
- vss_4 G16
- vss_5 H8
- vss_6 H10
- vss_7 H12
- vss_8 H14
- vss_9 H16
- vss_10 H18
- vss_11 H19
- vss_12 J10
- vss_13 J12
- vss_14 J14
- vss_15 J17
- vss_16 K9
- vss_17 K11
- vss_18 K13
- vss_19 K15
- vss_20 K17
- vss_21 L8
- vss_22 L11
- vss_23 L13
- vss_24 L15
- vss_25 L18
- vss_26 AA13
- vss_27 M8
- vss_28 M9
- vss_29 M12
- vss_30 M14
- vss_31 M16
- vss_32 M18
- vss_33 M20
- vss_34 N12
- vss_35 N14
- vss_36 N16
- vss_37 N17
- vss_38 N20
- vss_39 P9
- vss_40 P11
- vss_41 P13
- vss_42 P15
- vss_43 P17
- vss_44 P19
- vss_45 R8
- vss_46 R9
- vss_47 R11
- vss_48 R13
- vss_49 R15
- vss_50 R18
- vss_51 R19
- vss_52 T8
- vss_53 T10
- vss_54 T12
- vss_55 T14
- vss_56 T16
- vss_57 T18
- vss_58 U10
- vss_59 U12
- vss_60 U14
- vss_61 U16
- vss_62 U17
- vss_63 U19
- vss_64 V8
- vss_65 V9
- vss_66 V11
- vss_67 V13
- vss_68 V15
- vss_69 V17
- vss_70 V19
- vss_71 W9
- vss_72 W19
- vss_73 Y7
- vss_74 Y14
- vss_75 Y16
- vss_76 Y17
- vss_77 AA7
- vss_78 AA8
- vss_79 AA9
- vss_80 ABB
- vss_81 AC13
- vss_82 AE1
- vss_83 AE15
- vss_84 AE25
- vss_85 AA15
- vss_86

DRA71x

X777AJGCBD

TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board

Page Contents: DRA71x DIG PWR

Size: C




DOC NO: 518392

REV: B1

Date: Thursday, November 09, 2017

Sheet 7






of 26



TPS51200 Enable/ON input
 VIH = 1.7V
 VIL = 0.3V

TEXAS INSTRUMENTS INCORPORATED



Title: DRA71x L/CARD CPU Board		
Page Contents: DDR3 MEMORY BANK 1		
Size: C	DOC NO: 518392	REV: A
Date: Thursday, November 09, 2017	Sheet 8	of 26




USB 01-0000
 UART 01-0011
 eMMC 10-0000 (USB)
DEFAULT eMMC 11-1000
 eMMC 11-1011 (BOOT PART)
 SD 11-0000

JUMPER/SWITCH
 X INSTALLED/ON
 O NOT INSTALLED/OFF

USB XO-XOOO
 UART XO-XOXX
 eMMC OX-XOOO
 eMMC OO-OOOO
 eMMC OO-00XX
 SD OO-X000



TEXAS INSTRUMENTS INCORPORATED		
Title: DRA71x L/CARD CPU Board		
Page Contents: MEM eMMC/SD CARD		
Size: C	DOC NO: 518392	REV: B
Date: Thursday, November 09, 2017	Sheet 9	of 26




TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x LCARD CPU Board

Page Contents: TUNER 1 SI47912/902


Size: C	DOC NO: 518392	REV: B
Date: Thursday, November 09, 2017	Sheet 10 of 26	



THE POPULATION OPTIONS ARE FOR THE TAS6424 VS FUTURE TAS64XX WITH ANALOG INPUTS.

I2C ADDR 0x6A

CLK8X_A 22,23
CLK8X_B 22,23



REF	PIN NUM	TAS6424 PIN	TAS6424 POP	TPA6404 PIN	TPA6404 POP
R82	4	AREF	0-OHM	AVSS	NP
C121	5	VREG	1uF	AVDD	1uF
R80			NP		0-OHM
C115	6	VCOM	1uF	GVDD_34	2.2uF
C113	7		0-OHM	GVDD_12	2.2uF
C112	8	AVDD	1uF	GND	0-OHM
R78			NP		0-OHM
RJ10	18	GND5	P1-2 0-OHM	DVDD	P2-3 0-OHM
RJ11	19	VD	P1-2 0-OHM	SYNC	P2-3 0-OHM
C381	9	GVDD1	2.2uF	IN_4P	NP
C109			NP		1uF
C110	10	GVDD2	2.2uF	IN_4M	1uF
R261	11	GND3	0-OHM	IN_3P	NP
C103			NP		1uF
RJ29	12	MCLK	0-OHM	IN_3M	NP
C104			NP		1uF
R257	13	SCLK	0-OHM	IN_2P	NP
C99			NP		1uF
R256	14	FSYNC	0-OHM	IN_2M	NP
C100			NP		1uF
R253	15	SDIN1	0-OHM	IN_1P	NP
C94			NP		1uF
R252	16	SDIN2	0-OHM	IN_1M	NP
C95			NP		1uF






TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x LCARD CPU Board

Page Contents: CLASS D AMPLIFIER

Size: C DOC NO: 518392 REV: B

Date: Thursday, November 09, 2017 Sheet 11 of 26







TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board




Page Contents: AUDIO INPUTS

Size: C DOC NO: 518392 REV: A

Date: Thursday, November 09, 2017 Sheet 12 of 26




REV-B INSERTS AN ACTIVE MIX ON MMC1 TO SUPPORT SD CARD OR WILINK BUT NOT BOTH SIMULTANEOUSLY. PMIC VDA_SDIO_DV MUST BE SET APPROPRIATELY BASED ON FEATURE BEING USED. WHEN WILINK SHOULD BE HELD IN RESET. POWER ON DEFAULT IS SD CARD FOR BOOTING.




TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board			
Page Contents: WILINK 1877/NEO_M8U			
Size: C	DOC NO: 518392	REV: B	
Date: Thursday, November 09, 2017	Sheet 13	of	26



TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board		
Page Contents: FPD LINK DISPLAY		
Size: C	DOC NO: 518392	REV: A
Date: Thursday, November 09, 2017	Sheet 14	of 26



I2C ADDR 0x30 (0x60)
 MODE : 10 BIT COAX




TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x LCARD CPU Board


Page Contents: FPD LINK CAMERA

Size: C DOC NO: 518392 REV: A

Date: Thursday, November 09, 2017 Sheet 15 of 26




SuperSpeed standard A plug pinout



1	VBUS	Red
2	D-	White
3	D+	Green
4	GND	Black
5	StdA_SSRX-	Blue
6	StdA_SSRX+	Yellow
7	GND_DRAIN	GROUND
8	StdA_SSTX-	Purple
9	StdA_SSTX+	Orange
Shell	Shield	Connector Shell


SuperSpeed standard B plug pinout



1	VBUS	Red
2	D-	White
3	D+	Green
4	GND	Black
5	StdA_SSTX-	Blue
6	StdA_SSTX+	Yellow
7	GND_DRAIN	GROUND
8	StdA_SSRX-	Purple
9	StdA_SSRX+	Orange
Shell	Shield	Connector Shell




TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board		
Page Contents: USB MEDIA		
Size: C	DOC NO: 518392	REV: B
Date: Thursday, November 09, 2017	Sheet 16	of 26






TEXAS INSTRUMENTS INCORPORATED			
Title: DRA71x LCARD CPU Board			
Page Contents: ENET DP83TC811			
Size: C	DOC NO: 518392	REV: B	
Date: Thursday, November 09, 2017	Sheet 17	of	26

Terminal/UART-BOOT Connector




TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board		
Page Contents: USB-UART/JTAG		
Size: C	DOC NO: 518392	REV: A
Date: Thursday, November 09, 2017	Sheet 18	of 26



TEXAS INSTRUMENTS INCORPORATED			
Title: DRA71x L/CARD CPU Board			
Page Contents: EXPANSION			
Size: C	DOC NO: 518392	REV: B	
Date: Thursday, November 09, 2017	Sheet 19	of	26




TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board

Page Contents: RH850/CAN/LIN

Size: C DOC NO: 518392 REV: B2



Date: Thursday, November 09, 2017 Sheet 20 of 26



DIFFERENTIAL PAIR
100 OHM DIFFERENTIAL
IMPEDANCE
SHORT AND STRAIGHT AS
POSSIBLE,
MINIMUM NUMBER OF VIAS




DIFFERENTIAL PAIR
100 OHM DIFFERENTIAL
IMPEDANCE
SHORT AND STRAIGHT AS
POSSIBLE,
MINIMUM NUMBER OF VIAS

TEXAS INSTRUMENTS INCORPORATED			
Title: DRA71x L/CARD CPU Board			
Page Contents: HDMI			
Size: C	DOC NO: 518392	REV: A	
Date: Thursday, November 09, 2017	Sheet 21	of	26



TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L-CARD CPU Board		
Page Contents: POWER LM5175		
Size: C	DOC NO: 518392	REV: B1
Date: Thursday, November 09, 2017	Sheet 22	of 26




TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board		
Page Contents: POWER LM5141		
Size: C	DOC NO: 518392	REV: B1
Date: Thursday, November 09, 2017	Sheet 23	of 26

Power - 2nd Stage Resources

2nd Stage: Power Conversion & Switches



Route the voltage nets with "(FDBK_xxxx)" labels as traces using 4-8mil trace widths for remote sensing voltages only (not current carrying) and connected as close as possible to SoC power balls and Dcaps located very close to power ball (point of load).


- => VDDS_1V8
- => VDDS_DDR_1V8
- => VDDS_PoP_1V8
- => VDD_SHV_1V8
- => VPRH_1V8

VDDS_1V8 AND VIO_1V8 TIED TOGETHER PER SYSTEM POWER V.04.


REV-B Orderable P/N: O919A14CTRGZRQ1 (Automotive)
 Orderable P/N: TPS659163RGZR (Catalog)
 OTP ID = 0x4C for DRA71x/AM570x Reference Board optimized systems using DDR3/3L memory and following PMIC functions mapped to GPIO_x assignments per OTP:

Pin Name	OTP Defined Function	System Feature/Operation
Boot		Dedicated input pin, BOOT=0 - LDO1=1V8 BOOT=1 - LDO1=BYPASS (assumes 3.3v LDO12_IN)
PWRON = NA		Dedicated input pin, no connect pin since Power ON & OFF to be controlled by logic signal input to POWERHOLD function
RESET_OUT = NA		Dedicated output pin, system power on reset (PORz) generated by OTP timing, asserted Low during entire power up seq, sets High at end of power up seq
GPIO_0 = REGEN1, OD (5.25Vmax)		Output signal for controlling external power resource, Open-Drain type with 5.25V max reference.
GPIO_1 = nRESWARM		Input control, a low sets PMIC into warm reset state, rising edge re-initializing SoC voltage domains
GPIO_2 = GPIO, PU En [VIO_IN ref]		Unassigned, available as SW controlled GPIO, referenced to VIO_IN supply
GPIO_3 = SYNCDCDC		Input signal for synchronization of SMPS switching
GPIO_4 = REGEN2 [VIO_IN ref]		Output signal for controlling external power resource, Push-Pull type referenced to VIO_IN supply.
GPIO_5 = POWERHOLD		Input control, High = PMIC holds active power state; Low = PMIC begins power down seq before entering OFF state
GPIO_6 = POWERGOOD, OD (1.8V max)		Output status signal, Open-Drain type with 1.8V max reference, High = valid output voltages; Low = an invalid output voltage

Note: All outputs are push-pull by default unless specified otherwise.



DELAY PMIC REGEN1 PULLUP VOLTAGE UNTIL AFTER PMIC 1V8 IS STABLE. THIS PREVENTS ANY DOWN STREAM REGULATORS/SWITCHES FROM TURNING ON MOMENTARILY WHILE PMIC BOOTS.












TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x LCARD CPU Board

Page Contents: PMIC



Size: C DOC NO: 518392 REV: B1

Date: Thursday, November 09, 2017 Sheet 24 of 26



TEXAS INSTRUMENTS INCORPORATED			
Title: DRA71x L/CARD CPU Board			
Page Contents: SECONDARY LDO'S/SWITCHES			
Size: C	DOC NO: 518392	REV: B2	
Date: Thursday, November 09, 2017	Sheet 25	of	26

OPTIONAL SD CARD SUPPORT





OPTONAL TEST AUTOMATION SUPPORT

BOOT SWITCHES SHOULD BE SET TO OFF, Cable : Parlex-050R40-76B, .5mm 3"
 AUTOMATION WILL OVERRIDE THE DEFAULTS.

DEFAULT BOOT SETTINGS, VIA 10K PU/PD

- SYSBOOT0 L
- SYSBOOT1 L
- SYSBOOT2 L
- SYSBOOT3 H
- SYSBOOT4 H
- SYSBOOT5 H

- 3,9,14 VOUT3B D0 SYSBOOT0 1K R417
- 3,9,14 VOUT3B D1 SYSBOOT1 1K R418
- 3,9,14 VOUT3B D2 SYSBOOT2 1K R419
- 3,9,14 VOUT3B D3 SYSBOOT3 1K R413
- 3,9,14 VOUT3B D4 SYSBOOT4 1K R420
- 3,9,14 VOUT3B D5 SYSBOOT5 1K R421



ALL SIGNALS SHOULD BE REFERENCED TO VIO_3V3

TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x L/CARD CPU Board

Page Contents: LDCP SUPPORT

Size: C	DOC NO: 518392	REV: B1
Date: Thursday, November 09, 2017	Sheet 26	of 26

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated