

TI Designs – Precision: Verified Design

3-Terminal PLC Reference Design



TI Designs – Precision

TI Designs – Precision are analog solutions created by TI's analog experts. Verified Designs offer the theory, component selection, simulation, complete PCB schematic & layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

Design Resources

[TIPD195](#)
[TINA-TI™](#)
[INA188](#)
[REF3225](#)



All Design files
 SPICE Simulator
 Product Folder
 Product Folder

Circuit Description

This 3-terminal PLC reference design inputs $\pm 10\text{ V}$ or $\pm 20\text{ mA}$ and outputs a single-ended voltage of $2.5\text{ V} \pm 2.3\text{ V}$. It utilizes the INA188, which is a zero-drift instrumentation amplifier. The 2.5 V reference voltage is supplied with the REF3225.



[Ask The Analog Experts](#)
[WEBENCH® Design Center](#)
[TI Designs – Precision Library](#)



An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

TINA-TI is a trademark of Texas Instruments
 WEBENCH is a registered trademark of Texas Instruments

1 Design Summary

- Supply Voltage: ± 15 V, +5 V
- Inputs: ± 10 V, ± 20 mA
- Output: 2.5 V ± 2.3 V

The design goals and performance are summarized in Table 1. Figure 1 depicts the measured transfer function of the design.

Table 1. Comparison of Design Goals, Simulation, and Measured Performance

	Goal	Simulated	Measured
Total Unadjusted Error (%)	0.2%	0.094%	0.153%




Figure 1: Measured Transfer Function

2 Theory of Operation

Figure 2 depicts a more detailed version of the schematic.




Figure 2: Detailed Schematic

This circuit has two modes of operation: current input and voltage input. This is contingent upon the relationship shown in Equation (1).

$$R_1 \gg R_2 \gg R_3 \quad (1)$$

Given this relationship, the transfer function for current input mode, V_{OUT-I} , is given in Equation (2). 'G' represents the gain of the instrumentation amplifier.

$$V_{OUT-I} = V_D \times G + V_{REF} = -(I_{IN} \times R_3) \times G + V_{REF} \quad (2)$$

Similarly, the transfer function for the voltage input mode, V_{OUT-V} , is given in Equation (3).

$$V_{OUT-V} = V_D \times G + V_{REF} = -\left(V_{IN} \times \frac{R_2}{R_1 + R_2}\right) \times G + V_{REF} \quad (3)$$

3 Component Selection

3.1 R_1, R_2, R_3

The value of R_1 dominates the input impedance of the voltage input mode. The typical minimum input impedance is 100k Ω , which is the value selected for R_1 in this design. Note that increasing this value will introduce additional resistor noise.

The value of R_3 should be extremely small when compared to R_1 and R_2 . This ensures that an insignificant amount of current is drawn by R_1 and R_2 when in current input mode. Therefore the value selected for R_3 is 20 Ω . Given an input current range of ± 20 mA, the differential input, V_D , is ideally ± 400 mV.

In voltage mode the differential voltage is given by Equation (4). Solving for R_2 and substituting for V_D (± 400 mV), V_{IN} (± 10 V), and R_1 (100 k Ω) yields the ideal value for the resistor.

$$V_D = V_{IN} \times \frac{R_2}{R_1 + R_2} \rightarrow R_2 = \frac{R_1 \times V_D}{V_{IN} - V_D} = 4.167k\Omega \quad (4)$$

The nearest 0.1%, low drift resistor value is 4.12 k Ω . To minimize error, 0.1% low-drift resistors were also selected for R_1 and R_2 .

3.2 Voltage Reference

A reference voltage must be applied to the instrumentation amplifier because the inputs are bipolar. This voltage should be at the middle of the desired output swing range. The REF3225 is a low-drift, high-accuracy precision voltage reference that outputs 2.5 V given a 5 V supply.

3.3 Instrumentation Amplifier

The primary specification of interest in this design is input offset voltage. The INA188 is a precision, zero-drift instrumentation amplifier. The typical offset voltage is $\pm 25 \pm (60/G)$ μ V. In addition, the INA188 has excellent offset voltage drift ($\pm 0.15 \pm 0.85/G$ μ V/ $^{\circ}$ C).

3.4 Gain & R_G

The ideal gain of the instrumentation amplifier is calculated in Equation (5).

$$G = \frac{V_{OUT} - V_{REF}}{V_D} = \frac{4.8V - 2.5V}{400mV} = 5.75 \frac{V}{V} \quad (5)$$

The gain-setting resistor for the INA188 is calculated in Equation (6).

$$G_{INA188} = 1 + \frac{50k\Omega}{R_G} \rightarrow R_G = \frac{50k\Omega}{G_{INA188} - 1} = \frac{50k\Omega}{5.75 - 1} = 10.53k\Omega \quad (6)$$

The nearest 0.1% precision resistor value greater than 10.53 k Ω is 10.7 k Ω . A larger value was selected due to the inverse relationship between gain and resistor value. This adds margin to the design.

3.5 Common-mode Range

It is important to ensure that the input common-mode range vs. output voltage swing is sufficient for this design. The [INA-CMV-CALC](#) tool can be downloaded and utilized to ensure linear operation. Figure 3 depicts the common-mode vs. output voltage swing plot given +/-15 V supplies, 2.5 V reference, and gain of 5.67 V/V for the INA188. Notice the operating region for this design (yellow box) is well within the linear operating region (red and white lines).




Figure 3: Vcm vs. Vout plot

4 Simulation

4.1 Transfer Function

Figure 4 depicts the TINA-TI schematic used to verify the transfer function of the design.




Figure 4: TINA-TI™ schematic for transfer function

Figure 5 depicts the transfer function in voltage mode. To prevent a simulation error, the current source must be shorted to ground as shown in Figure 4.




Figure 5: Voltage mode transfer function

Figure 6 depicts the transfer function in current mode. The voltage source should be completely disconnected from the circuit to simulate a real-world scenario.




Figure 6: Current mode transfer function

4.2 Error Analysis

Parameter stepping of the circuit in Figure 4 was simulated by varying the resistors within their typical values ($\pm 1\sigma$), which is 1/3 of their given tolerance. A spreadsheet in the design archive zip file was used to determine the corresponding resistor values. Given four resistors in the design, there are 16 combinations. Table 2 compares the simulation results for both current and voltage mode with the design goal.

Table 2. Design Goals vs. Simulated Performance

	Goal	Simulated (Current)	Simulated (Voltage)
Offset Error		0.022%	0.022%
Gain Error		0.0601%	0.092%
Total Error	0.2%	0.065% (RSS)	0.094% (RSS)

5 PCB Design

The PCB schematic and bill of materials can be found in Appendix A.

5.1 PCB Layout

The PCB layout is depicted in Figure 7. The traces for the inputs were kept as short and balanced as possible to minimize impedance. This was aided by placing the terminal block (J1) on the bottom of the PCB. All other standard PCB layout practices were observed, including local power supply decoupling and placing R_G close to the device.




Figure 7: PCB Layout

6 Verification & Measured Performance

6.1 Transfer Function

The output voltage was measured while sweeping the input current from -20 mA to 20 mA and from -10 V to 10 V. Five boards were assembled and measured. The transfer function measurement for Board 1 is shown in Figure 8 while the remaining results can be found in the design archive zip file.




Figure 8: Board 1 Measured Data

The ideal offset voltage for both modes of operation is 2.5V. The ideal gain for the voltage mode is -0.225521486 V/V, which was obtained via simulation and given in the design archive zip file. Similarly, the ideal gain for the current mode is -113.458 V/A.

Table 3 compares the design goal with measured performance. Measurement results for all boards is contained in the design archive zip file.

Table 3. Design Goals vs. Measured Performance

	Goal	Measured (Current)	Measured (Voltage)
Offset Error		±0.031%	±0.032%
Gain Error		±0.139%	±0.15%
Total Error	0.2%	0.142% (RSS)	0.153% (RSS)

7 Modifications

Table 4 lists some key specifications of the INA188 used in this design.

Table 4. INA188 Specifications

	Typical	Maximum
Offset Voltage	35.58 μ V (G=5.67V/V)	84.98 μ V (G=5.67V/V)
Gain Error	\pm 0.05% (G=10)	\pm 0.2% (G=10)

Comparing the INA188 gain error to the measured results from Table 3 shows that the resistors are the primary source of error.

Given an ideal differential voltage of \pm 400 mV, the offset voltage of the INA188 contributes just 0.009% (typical) or 0.021% (max) error. Comparing the INA188 offset error to the measured results from Table 3 shows that the resistors are again the primary source of error. To improve the accuracy of this design, consider tightening the tolerance of the 0.1% resistors to 0.05% or better.

Typical laboratory bench power supplies were used to provide the \pm 15 V and +5 V rails. In an actual design it may be desirable to use the [TPS65133](#) or the [TPS65130](#). These devices output \pm 5 V or \pm 15 V given a single +5 V supply.

While this design utilizes dual supplies, sometimes it is desirable to use a single 5 V supply. The [INA326](#) is a rail-to-rail input/output instrumentation amplifier that should be considered. For true zero output voltage, the [LM7705](#) negative bias generator may be used as shown in [TIPD129](#).

8 About the Author

Pete Semig is an Analog Applications Engineer in the Precision Linear group at Texas Instruments. He supports Texas Instruments' difference amplifiers & instrumentation amplifiers. Prior to joining Texas Instruments in 2007, he earned his B.S.E.E. and M.S.E.E. from Michigan State University in 1998 & 2001, respectively. From 2001-2007 he was a faculty member in Michigan State University's Department of Electrical & Computer Engineering where he taught a variety of courses and laboratories.

9 Acknowledgements & References

The author would like to acknowledge Collin Wells for his technical contributions to this design.

Appendix A.

A.1 Electrical Schematic





Figure A-1: Electrical Schematic

A.2 Bill of Materials



Bill of Materials

TI DESIGNS
TIPD195: 3 Terminal PLC Reference Design

Quantity	Designator	Value	Description	Manufacturer	Manufacturer Part Number	DigitKeyPartNumber
3	C1, C2, C3	10uF	CAP CER 10UF 35V 10% X6S 0805	MuRata	GRM21BC8VA106KE1L	490-10504-1-ND
1	C4	0.47uF	CAP, CERAM, 0.47 uF, 20 V, +/- 10%, X5R, 0805	Taiyo Yuden	TKM212BJ474KD-T	587-1290-1-ND
3	C5, C6, C7	0.1uF	CAP, CERAM, 0.1 uF, 50 V, +/- 10%, X7R, 0805	AVX	08055C104KATZA	478-1395-1-ND
1	C0	3300pF	CAP, CERAM, 3300 pF, 50 V, +/- 10%, X7R, 0805	Yageo America	CC0805KRX7R99B332	311-1131-1-ND
1	J1	N/A	Terminal Block, 6A, 3.5mm Pitch, 3-Pos, TH	On-Shore Technology	ED555/3DS	ED1515-ND
1	R1	100k	RES SMD 100K OHM 0.1% 1/10W 0805	TT Electronics/Welwyn	PCF0805-12-100KBT1	985-1404-1-ND
1	R2	4.12k	RES SMD 4.12K OHM 0.1% 1/8W 0805	Panasonic Electronic Components	ERA-6AE8412IV	P4.12KDACT-ND
1	R3	20	RES SMD 20 OHM 0.1% 1/10W 0805	TE Connectivity AMP Connectors	RN73CZA20R8TD	A119985CT-ND
1	RG	10.7k	RES SMD 10.7K OHM 0.1% 1/8W 0805	Yageo	RT0805BRD0710K7L	YAG1762CT-ND
1	RL	10.0k	RES, 10.0 k, 1%, 0.125 W, 0805	Vishay-Dale	CRCW080510K0FKEA	541-10.0KCCT-ND
1	RO	100	RES, 100, 1%, 0.125 W, 0805	Vishay-Dale	CRCW0805100RFKEA	541-100CCT-ND
1	V+	Red	Test Point, TH, Compact, Red	Keystone	5005	5005K-ND
1	V-	Yellow	Test Point, Compact, Yellow, TH	Keystone	5009	5009K-ND
1	5V	Orange	Test Point, Compact, Orange, TH	Keystone	5008	5008K-ND
4	GND	Black	Test Point, TH, Compact, Black	Keystone	5006	5006K-ND
3	Vref, Vout, IN-	Blue	Test Point, Compact, Blue, TH	Keystone	5122	5122K-ND
1	U1	N/A	IC VREF SERIES 2.5V SOT23-6	Texas Instruments	REF225AIDBVR	296-39162-1-ND
1	U2	N/A	INA188 Precision, Zero-Drift, Rail-to-Rail Out, High Voltage INA	Texas Instruments	INA188	INA188
4	N/A	N/A	STANDOFF HEX 4-40THR ALUM 1L"	Keystone	2205	2205K-ND
4	N/A	N/A	MACHINE SCREW PAN PHILLIPS 4-40	B&F Fastener Supply	PMSSS 440 0025 PH	H703-ND

Figure A-2: Bill of Materials

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.