SBASAG1A October   2021  – October 2024 ADC09DJ800 , ADC09QJ800 , ADC09SJ800

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Electrical Characteristics: DC Specifications
    6. 5.6  Electrical Characteristics: Power Consumption
    7. 5.7  Electrical Characteristics: AC Specifications
    8. 5.8  Timing Requirements
    9. 5.9  Switching Characteristics
    10. 5.10 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Device Comparison
      2. 6.3.2 Analog Input
        1. 6.3.2.1 Analog Input Protection
        2. 6.3.2.2 Full-Scale Voltage (VFS) Adjustment
        3. 6.3.2.3 Analog Input Offset Adjust
        4. 6.3.2.4 ADC Core
          1. 6.3.2.4.1 ADC Theory of Operation
          2. 6.3.2.4.2 ADC Core Calibration
          3. 6.3.2.4.3 Analog Reference Voltage
          4. 6.3.2.4.4 ADC Over-range Detection
          5. 6.3.2.4.5 Code Error Rate (CER)
      3. 6.3.3 Temperature Monitoring Diode
      4. 6.3.4 Timestamp
      5. 6.3.5 Clocking
        1. 6.3.5.1 Converter PLL (C-PLL) for Sampling Clock Generation
        2. 6.3.5.2 LVDS Clock Outputs (PLLREFO±, TRIGOUT±)
        3. 6.3.5.3 Optional CMOS Clock Outputs (ORC, ORD)
        4. 6.3.5.4 SYSREF for JESD204C Subclass-1 Deterministic Latency
          1. 6.3.5.4.1 SYSREF Capture for Multi-Device Synchronization and Deterministic Latency
          2. 6.3.5.4.2 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)
      6. 6.3.6 JESD204C Interface
        1. 6.3.6.1  Transport Layer
        2. 6.3.6.2  Scrambler
        3. 6.3.6.3  Link Layer
        4. 6.3.6.4  8B/10B Link Layer
          1. 6.3.6.4.1 Data Encoding (8B/10B)
          2. 6.3.6.4.2 Multiframes and the Local Multiframe Clock (LMFC)
          3. 6.3.6.4.3 Code Group Synchronization (CGS)
          4. 6.3.6.4.4 Initial Lane Alignment Sequence (ILAS)
          5. 6.3.6.4.5 Frame and Multiframe Monitoring
        5. 6.3.6.5  64B/66B Link Layer
          1. 6.3.6.5.1 64B/66B Encoding
          2. 6.3.6.5.2 Multiblocks, Extended Multiblocks and the Local Extended Multiblock Clock (LEMC)
            1. 6.3.6.5.2.1 Block, Multiblock and Extended Multiblock Alignment using Sync Header
              1. 6.3.6.5.2.1.1 Cyclic Redundancy Check (CRC) Mode
              2. 6.3.6.5.2.1.2 Forward Error Correction (FEC) Mode
          3. 6.3.6.5.3 Initial Lane Alignment
          4. 6.3.6.5.4 Block, Multiblock and Extended Multiblock Alignment Monitoring
        6. 6.3.6.6  Physical Layer
          1. 6.3.6.6.1 SerDes Pre-Emphasis
        7. 6.3.6.7  JESD204C Enable
        8. 6.3.6.8  Multi-Device Synchronization and Deterministic Latency
        9. 6.3.6.9  Operation in Subclass 0 Systems
        10. 6.3.6.10 Alarm Monitoring
          1. 6.3.6.10.1 Clock Upset Detection
          2. 6.3.6.10.2 FIFO Upset Detection
    4. 6.4 Device Functional Modes
      1. 6.4.1 Low Power Mode and High Performance Mode
      2. 6.4.2 JESD204C Modes
        1. 6.4.2.1 JESD204C Transport Layer Data Formats
        2. 6.4.2.2 64B/66B Sync Header Stream Configuration
        3. 6.4.2.3 Redundant Data Mode (Alternate Lanes)
      3. 6.4.3 Power-Down Modes
      4. 6.4.4 Test Modes
        1. 6.4.4.1 Serializer Test-Mode Details
        2. 6.4.4.2 PRBS Test Modes
        3. 6.4.4.3 Clock Pattern Mode
        4. 6.4.4.4 Ramp Test Mode
        5. 6.4.4.5 Short and Long Transport Test Mode
          1. 6.4.4.5.1 Short Transport Test Pattern
        6. 6.4.4.6 D21.5 Test Mode
        7. 6.4.4.7 K28.5 Test Mode
        8. 6.4.4.8 Repeated ILA Test Mode
        9. 6.4.4.9 Modified RPAT Test Mode
      5. 6.4.5 Calibration Modes and Trimming
        1. 6.4.5.1 Foreground Calibration Mode
        2. 6.4.5.2 Background Calibration Mode
        3. 6.4.5.3 Low-Power Background Calibration (LPBG) Mode
      6. 6.4.6 Offset Calibration
      7. 6.4.7 Trimming
    5. 6.5 Programming
      1. 6.5.1 Using the Serial Interface
      2. 6.5.2 SCS
      3. 6.5.3 SCLK
      4. 6.5.4 SDI
      5. 6.5.5 SDO
      6. 6.5.6 Streaming Mode
      7. 6.5.7 SPI_Register_Map Registers
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Applications
      1. 7.2.1 Light Detection and Ranging (LiDAR) Digitizer
        1. 7.2.1.1 Design Requirements
        2. 7.2.1.2 Detailed Design Procedure
          1. 7.2.1.2.1 Analog Front-End Requirements
          2. 7.2.1.2.2 Calculating Clock and SerDes Frequencies
        3. 7.2.1.3 Application Curves
    3. 7.3 Initialization Set Up
    4. 7.4 Power Supply Recommendations
      1. 7.4.1 Power Sequencing
    5. 7.5 Layout
      1. 7.5.1 Layout Guidelines
      2. 7.5.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Device Support
    2. 8.2 Receiving Notification of Documentation Updates
    3. 8.3 Support Resources
    4. 8.4 Trademarks
    5. 8.5 Electrostatic Discharge Caution
    6. 8.6 Glossary
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5.10 Typical Characteristics

Typical values at 25°C, AIN = -1 dBFS, FIN = 347 MHz, FS = 800 MSPS, High power mode, FG calibration, JMODE 0, CPLL off, CPLLREF = 50 MHz and VA11Q and VCLK11 noise suppression on when CPLL on, nominal supply voltages, unless otherwise noted. SNR results exclude DC, HD2 to HD9; SINAD, ENOB, and SFDR results exclude DC.

ADC09QJ800 ADC09DJ800 ADC09SJ800 DNL vs Code
Figure 5-1 DNL vs Code
ADC09QJ800 ADC09DJ800 ADC09SJ800 Input Fullscale vs Input Frequency
Figure 5-3 Input Fullscale vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 997 MHz and -1dBFS
Figure 5-5 Single Tone FFT at 997 MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 1797 MHz and -1dBFS
Figure 5-7 Single Tone FFT at 1797 MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 3497 MHz and -1dBFS
Figure 5-9 Single Tone FFT at 3497 MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 347MHz and -1dBFS
Low Power Mode
Figure 5-11 Single Tone FFT at 347MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 1797MHz and -1dBFS
Low Power Mode
Figure 5-13 Single Tone FFT at 1797MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Input Frequency
Figure 5-15 SNR vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 ENOB vs Input Frequency
Figure 5-17 ENOB vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD3 vs Input Frequency
Figure 5-19 HD3 vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Sample Rate
Figure 5-21 SNR vs Sample Rate
ADC09QJ800 ADC09DJ800 ADC09SJ800 ENOB vs Sample Rate
Figure 5-23 ENOB vs Sample Rate
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Sample Rate
Low Power Mode
Figure 5-25 SNR vs Sample Rate
ADC09QJ800 ADC09DJ800 ADC09SJ800 ENOB vs Sample Rate
Low Power Mode
Figure 5-27 ENOB vs Sample Rate
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Input Amplitude
Figure 5-29 SNR vs Input Amplitude
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Input Amplitude
Low Power Mode
Figure 5-31 SNR vs Input Amplitude
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Clock Amplitude
Figure 5-33 SFDR vs Clock Amplitude
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Temperature
FIN = 997MHz
Figure 5-35 SFDR vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD2 vs Temperature
FIN = 997MHz
Figure 5-37 HD2 vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 Worst non-HD2/3 Spur vs Temperature
FIN = 997MHz
Figure 5-39 Worst non-HD2/3 Spur vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Temperature
Low Power Mode, FIN = 347MHz
Figure 5-41 SFDR vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD2 vs Temperature
Low Power Mode, FIN = 347MHz
Figure 5-43 HD2 vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 Worst non-HD2/3 Spur vs Temperature
Low Power Mode, FIN = 347MHz
Figure 5-45 Worst non-HD2/3 Spur vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD2, HD3 and Worst non-HD2/3 Spur vs Supply Voltage
FIN = 347MHz
Figure 5-47 HD2, HD3 and Worst non-HD2/3 Spur vs Supply Voltage
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD2, HD3 and Worst non-HD2/3 Spur vs Supply Voltage
Low Power Mode, FIN = 347MHz
Figure 5-49 HD2, HD3 and Worst non-HD2/3 Spur vs Supply Voltage
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Tone FFT at 348 MHz
-7 dBFS each tone
Figure 5-51 Dual Tone FFT at 348 MHz
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Tone FFT at 1798 MHz
-7 dBFS each tone
Figure 5-53 Dual Tone FFT at 1798 MHz
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Tone FFT at 2698 MHz
-7 dBFS each tone
Figure 5-55 Dual Tone FFT at 2698 MHz
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Tone FFT at 348 MHz (LP Mode)
Low Power Mode, -7 dBFS each tone
Figure 5-57 Dual Tone FFT at 348 MHz (LP Mode)
ADC09QJ800 ADC09DJ800 ADC09SJ800 IMD3 vs Input Frequency
10 MHz Tone Spacing
Figure 5-59 IMD3 vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 Crosstalk vs Input Frequency
Channel A victim
Figure 5-61 Crosstalk vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Reference Clock Frequency
CPLL On
Figure 5-63 SNR vs Reference Clock Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Input Frequency and CPLL and Power Mode
Figure 5-65 SFDR vs Input Frequency and CPLL and Power Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 SINAD vs Input Frequency and CPLL and Power Mode
Figure 5-67 SINAD vs Input Frequency and CPLL and Power Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD2 vs Input Frequency and CPLL and Power Mode
Figure 5-69 HD2 vs Input Frequency and CPLL and Power Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, Power Dissipation vs FS for JMODES 0 - 3
Figure 5-71 Quad Channel, Power Dissipation vs FS for JMODES 0 - 3
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, Power Dissipation vs FS for JMODES 8 - 11
Figure 5-73 Quad Channel, Power Dissipation vs FS for JMODES 8 - 11
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, IVA19 vs FS
Independent of JMODE
Figure 5-75 Quad Channel, IVA19 vs FS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, IVD11 vs FS for JMODES 0 - 3
Independent of Power Mode
Figure 5-77 Quad Channel, IVD11 vs FS for JMODES 0 - 3
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, IVD11 vs FS for JMODES 8 - 11
Independent of Power Mode
Figure 5-79 Quad Channel, IVD11 vs FS for JMODES 8 - 11
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, Power Dissipation vs FS for JMODES 0 - 3
Figure 5-81 Dual Channel, Power Dissipation vs FS for JMODES 0 - 3
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, Power Dissipation vs FS for JMODES 8 - 11
Figure 5-83 Dual Channel, Power Dissipation vs FS for JMODES 8 - 11
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, IVA19 vs FS
Independent of JMODE
Figure 5-85 Dual Channel, IVA19 vs FS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, IVD11 vs FS for JMODES 0 - 3
Independent of Power Mode
Figure 5-87 Dual Channel, IVD11 vs FS for JMODES 0 - 3
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, IVD11 vs FS for JMODES 8 - 11
Independent of Power Mode
Figure 5-89 Dual Channel, IVD11 vs FS for JMODES 8 - 11
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, Power Dissipation vs FS for JMODES 0 - 3
Figure 5-91 Single Channel, Power Dissipation vs FS for JMODES 0 - 3
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, Power Dissipation vs FS for JMODES 8 - 11
Figure 5-93 Single Channel, Power Dissipation vs FS for JMODES 8 - 11
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, IVA19 vs FS
Independent of JMODE
Figure 5-95 Single Channel, IVA19 vs FS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, IVD11 vs FS for JMODES 0 - 3
Independent of Power Mode
Figure 5-97 Single Channel, IVD11 vs FS for JMODES 0 - 3
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, IVD11 vs FS for JMODES 8 - 11
Independent of Power Mode
Figure 5-99 Single Channel, IVD11 vs FS for JMODES 8 - 11
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, Power Dissipation Change with Calibration Mode
Independent of Power Mode
Figure 5-101 Quad Channel, Power Dissipation Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, Power Dissipation Change with Calibration Mode
Independent of Power Mode
Figure 5-103 Single Channel, Power Dissipation Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, IVA19 Change with Calibration Mode
Independent of Power Mode
Figure 5-105 Dual Channel, IVA19 Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, IVA11 Change with Calibration Mode
Independent of Power Mode
Figure 5-107 Quad Channel, IVA11 Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, IVA11 Change with Calibration Mode
Independent of Power Mode
Figure 5-109 Single Channel, IVA11 Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, IVD11 Change with Calibration Mode
Independent of Power Mode
Figure 5-111 Dual Channel, IVD11 Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, Power Dissipation vs Temperature
Independent of Power Mode
Figure 5-113 Quad Channel, Power Dissipation vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, Power Dissipation vs Temperature
Independent of Power Mode
Figure 5-115 Single Channel, Power Dissipation vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 Background Core Transition (AC Signal)
Figure 5-117 Background Core Transition (AC Signal)
ADC09QJ800 ADC09DJ800 ADC09SJ800 INL vs Code
Figure 5-2 INL vs Code
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 347 MHz and -1dBFS
Figure 5-4 Single Tone FFT at 347 MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 1497 MHz and -1dBFS
Figure 5-6 Single Tone FFT at 1497 MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 2697 MHz and -1dBFS
Figure 5-8 Single Tone FFT at 2697 MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 100MHz and -1dBFS
Low Power Mode
Figure 5-10 Single Tone FFT at 100MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Tone FFT at 1197MHz and -1dBFS
Low Power Mode
Figure 5-12 Single Tone FFT at 1197MHz and -1dBFS
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Input Frequency
Figure 5-14 SFDR vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 SINAD vs Input Frequency
Figure 5-16 SINAD vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD2 vs Input Frequency
Figure 5-18 HD2 vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Sample Rate
Figure 5-20 SFDR vs Sample Rate
ADC09QJ800 ADC09DJ800 ADC09SJ800 SINAD vs Sample Rate
Figure 5-22 SINAD vs Sample Rate
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Sample Rate
Low Power Mode
Figure 5-24 SFDR vs Sample Rate
ADC09QJ800 ADC09DJ800 ADC09SJ800 SINAD vs Sample Rate
Low Power Mode
Figure 5-26 SINAD vs Sample Rate
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Input Amplitude
Figure 5-28 SFDR vs Input Amplitude
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Input Amplitude
Low Power Mode
Figure 5-30 SFDR vs Input Amplitude
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Clock Amplitude
Figure 5-32 SNR vs Clock Amplitude
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Temperature
FIN = 997MHz
Figure 5-34 SNR vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 SINAD vs Temperature
FIN = 997MHz
Figure 5-36 SINAD vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD3 vs Temperature
FIN = 997MHz
Figure 5-38 HD3 vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Temperature
Low Power Mode, FIN = 347MHz
Figure 5-40 SNR vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 SINAD vs Temperature
Low Power Mode, FIN = 347MHz
Figure 5-42 SINAD vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD3 vs Temperature
Low Power Mode, FIN = 347MHz
Figure 5-44 HD3 vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR, SFDR and SINAD vs Supply Voltage
FIN = 347MHz
Figure 5-46 SNR, SFDR and SINAD vs Supply Voltage
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR, SFDR and SINAD vs Supply Voltage
Low Power Mode, FIN = 347MHz
Figure 5-48 SNR, SFDR and SINAD vs Supply Voltage
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Tone FFT at 95 MHz
-7 dBFS each tone
Figure 5-50 Dual Tone FFT at 95 MHz
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Tone FFT at 998 MHz
-7 dBFS each tone
Figure 5-52 Dual Tone FFT at 998 MHz
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Tone FFT at 2698 MHz
-7 dBFS each tone
Figure 5-54 Dual Tone FFT at 2698 MHz
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Tone FFT at 95 MHz (LP Mode)
Low Power Mode, -7 dBFS each tone
Figure 5-56 Dual Tone FFT at 95 MHz (LP Mode)
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Tone FFT at 998 MHz (LP Mode)
Low Power Mode, -7 dBFS each tone
Figure 5-58 Dual Tone FFT at 998 MHz (LP Mode)
ADC09QJ800 ADC09DJ800 ADC09SJ800 IMD3 vs Input Frequency (LP Mode)
Low Power Mode, 10 MHz Tone Spacing
Figure 5-60 IMD3 vs Input Frequency (LP Mode)
ADC09QJ800 ADC09DJ800 ADC09SJ800 Crosstalk vs Input Frequency
Channel B victim
Figure 5-62 Crosstalk vs Input Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 SFDR vs Reference Clock Frequency
CPLL On
Figure 5-64 SFDR vs Reference Clock Frequency
ADC09QJ800 ADC09DJ800 ADC09SJ800 SNR vs Input Frequency and CPLL and Power Mode
Figure 5-66 SNR vs Input Frequency and CPLL and Power Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 ENOB vs Input Frequency and CPLL and Power Mode
Figure 5-68 ENOB vs Input Frequency and CPLL and Power Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 HD3 vs Input Frequency and CPLL and Power Mode
Figure 5-70 HD3 vs Input Frequency and CPLL and Power Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, Power Dissipation vs FS for JMODES 4 - 7
Figure 5-72 Quad Channel, Power Dissipation vs FS for JMODES 4 - 7
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, Power Dissipation vs FS for JMODES 12 - 15
Figure 5-74 Quad Channel, Power Dissipation vs FS for JMODES 12 - 15
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, IVA11 vs FS
Independent of JMODE
Figure 5-76 Quad Channel, IVA11 vs FS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, IVD11 vs FS for JMODES 4 - 7
Independent of Power Mode
Figure 5-78 Quad Channel, IVD11 vs FS for JMODES 4 - 7
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, IVD11 vs FS for JMODES 12 - 15
Independent of Power Mode
Figure 5-80 Quad Channel, IVD11 vs FS for JMODES 12 - 15
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, Power Dissipation vs FS for JMODES 4 - 7
Figure 5-82 Dual Channel, Power Dissipation vs FS for JMODES 4 - 7
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, Power Dissipation vs FS for JMODES 12 - 15
Figure 5-84 Dual Channel, Power Dissipation vs FS for JMODES 12 - 15
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, IVA11 vs FS
Independent of JMODE
Figure 5-86 Dual Channel, IVA11 vs FS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, IVD11 vs FS for JMODES 4 - 7
Independent of Power Mode
Figure 5-88 Dual Channel, IVD11 vs FS for JMODES 4 - 7
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, IVD11 vs FS for JMODES 12 - 15
Independent of Power Mode
Figure 5-90 Dual Channel, IVD11 vs FS for JMODES 12 - 15
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, Power Dissipation vs FS for JMODES 4 - 7
Figure 5-92 Single Channel, Power Dissipation vs FS for JMODES 4 - 7
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, Power Dissipation vs FS for JMODES 12 - 15
Figure 5-94 Single Channel, Power Dissipation vs FS for JMODES 12 - 15
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, IVA11 vs FS
Independent of JMODE
Figure 5-96 Single Channel, IVA11 vs FS
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, IVD11 vs FS for JMODES 4 - 7
Independent of Power Mode
Figure 5-98 Single Channel, IVD11 vs FS for JMODES 4 - 7
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, IVD11 vs FS for JMODES 12 - 15
Independent of Power Mode
Figure 5-100 Single Channel, IVD11 vs FS for JMODES 12 - 15
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, Power Dissipation Change with Calibration Mode
Independent of Power Mode
Figure 5-102 Dual Channel, Power Dissipation Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, IVA19 Change with Calibration Mode
Independent of Power Mode
Figure 5-104 Quad Channel, IVA19 Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, IVA19 Change with Calibration Mode
Independent of Power Mode
Figure 5-106 Single Channel, IVA19 Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, IVA11 Change with Calibration Mode
Independent of Power Mode
Figure 5-108 Dual Channel, IVA11 Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Quad Channel, IVD11 Change with Calibration Mode
Independent of Power Mode
Figure 5-110 Quad Channel, IVD11 Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Single Channel, IVD11 Change with Calibration Mode
Independent of Power Mode
Figure 5-112 Single Channel, IVD11 Change with Calibration Mode
ADC09QJ800 ADC09DJ800 ADC09SJ800 Dual Channel, Power Dissipation vs Temperature
Independent of Power Mode
Figure 5-114 Dual Channel, Power Dissipation vs Temperature
ADC09QJ800 ADC09DJ800 ADC09SJ800 Background Core Transition (DC midscale input)
Figure 5-116 Background Core Transition (DC midscale input)
ADC09QJ800 ADC09DJ800 ADC09SJ800 Background Core Transition (AC Signal Zoomed)
Figure 5-118 Background Core Transition (AC Signal Zoomed)