SLVSDR2B November 2018 – March 2021 ADC12DJ3200QML-SP
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
This signal must be asserted low to access a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.