SLVSGV1B June   2022  – March 2023 ADC12DJ5200-SP

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics: DC Specifications
    6. 6.6  Electrical Characteristics: Power Consumption
    7. 6.7  Electrical Characteristics: AC Specifications (Dual-Channel Mode)
    8. 6.8  Electrical Characteristics: AC Specifications (Single-Channel Mode)
    9. 6.9  Timing Requirements
    10. 6.10 Switching Characteristics
    11. 6.11 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Device Comparison
      2. 7.3.2  Analog Inputs
        1. 7.3.2.1 Analog Input Protection
        2. 7.3.2.2 Full-Scale Voltage (VFS) Adjustment
        3. 7.3.2.3 Analog Input Offset Adjust
      3. 7.3.3  ADC Core
        1. 7.3.3.1 ADC Theory of Operation
        2. 7.3.3.2 ADC Core Calibration
        3. 7.3.3.3 Analog Reference Voltage
        4. 7.3.3.4 ADC Over-range Detection
        5. 7.3.3.5 Code Error Rate (CER)
      4. 7.3.4  Temperature Monitoring Diode
      5. 7.3.5  Timestamp
      6. 7.3.6  Clocking
        1. 7.3.6.1 Noiseless Aperture Delay Adjustment (tAD Adjust)
        2. 7.3.6.2 Aperture Delay Ramp Control (TAD_RAMP)
        3. 7.3.6.3 SYSREF Capture for Multi-Device Synchronization and Deterministic Latency
          1. 7.3.6.3.1 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)
          2. 7.3.6.3.2 Automatic SYSREF Calibration
      7. 7.3.7  Programmable FIR Filter (PFIR)
        1. 7.3.7.1 Dual Channel Equalization
        2. 7.3.7.2 Single Channel Equalization
        3. 7.3.7.3 Time Varying Filter
      8. 7.3.8  Digital Down Converters (DDC)
        1. 7.3.8.1 Rounding and Saturation
        2. 7.3.8.2 Numerically-Controlled Oscillator and Complex Mixer
          1. 7.3.8.2.1 NCO Fast Frequency Hopping (FFH)
          2. 7.3.8.2.2 NCO Selection
          3. 7.3.8.2.3 Basic NCO Frequency Setting Mode
          4. 7.3.8.2.4 Rational NCO Frequency Setting Mode
          5. 7.3.8.2.5 NCO Phase Offset Setting
          6. 7.3.8.2.6 NCO Phase Synchronization
        3. 7.3.8.3 Decimation Filters
        4. 7.3.8.4 Output Data Format
        5. 7.3.8.5 Decimation Settings
          1. 7.3.8.5.1 Decimation Factor
          2. 7.3.8.5.2 DDC Gain Boost
      9. 7.3.9  JESD204C Interface
        1. 7.3.9.1 Transport Layer
        2. 7.3.9.2 Scrambler
        3. 7.3.9.3 Link Layer
        4. 7.3.9.4 8B/10B Link Layer
          1. 7.3.9.4.1 Data Encoding (8B/10B)
          2. 7.3.9.4.2 Multiframes and the Local Multiframe Clock (LMFC)
          3. 7.3.9.4.3 Code Group Synchronization (CGS)
          4. 7.3.9.4.4 Initial Lane Alignment Sequence (ILAS)
          5. 7.3.9.4.5 Frame and Multiframe Monitoring
        5. 7.3.9.5 64B/66B Link Layer
          1. 7.3.9.5.1 64B/66B Encoding
          2. 7.3.9.5.2 Multiblocks, Extended Multiblocks and the Local Extended Multiblock Clock (LEMC)
          3. 7.3.9.5.3 Block, Multiblock and Extended Multiblock Alignment using Sync Header
            1. 7.3.9.5.3.1 Cyclic Redundancy Check (CRC) Mode
            2. 7.3.9.5.3.2 Forward Error Correction (FEC) Mode
          4. 7.3.9.5.4 Initial Lane Alignment
          5. 7.3.9.5.5 Block, Multiblock and Extended Multiblock Alignment Monitoring
        6. 7.3.9.6 Physical Layer
          1. 7.3.9.6.1 SerDes Pre-Emphasis
        7. 7.3.9.7 JESD204C Enable
        8. 7.3.9.8 Multi-Device Synchronization and Deterministic Latency
        9. 7.3.9.9 Operation in Subclass 0 Systems
      10. 7.3.10 Alarm Monitoring
        1. 7.3.10.1 Clock Upset Detection
        2. 7.3.10.2 FIFO Upset Detection
    4. 7.4 Device Functional Modes
      1. 7.4.1 Dual-Channel Mode
      2. 7.4.2 Single-Channel Mode (DES Mode)
      3. 7.4.3 Dual-Input Single-Channel Mode (DUAL DES Mode)
      4. 7.4.4 JESD204C Modes
        1. 7.4.4.1 JESD204C Operating Modes Table
        2. 7.4.4.2 JESD204C Modes continued
        3. 7.4.4.3 JESD204C Transport Layer Data Formats
        4. 7.4.4.4 64B/66B Sync Header Stream Configuration
      5. 7.4.5 Power-Down Modes
      6. 7.4.6 Test Modes
        1. 7.4.6.1 Serializer Test-Mode Details
        2. 7.4.6.2 PRBS Test Modes
        3. 7.4.6.3 Clock Pattern Mode
        4. 7.4.6.4 Ramp Test Mode
        5. 7.4.6.5 Short and Long Transport Test Mode
          1. 7.4.6.5.1 Short Transport Test Pattern
        6. 7.4.6.6 D21.5 Test Mode
        7. 7.4.6.7 K28.5 Test Mode
        8. 7.4.6.8 Repeated ILA Test Mode
        9. 7.4.6.9 Modified RPAT Test Mode
      7. 7.4.7 Calibration Modes and Trimming
        1. 7.4.7.1 Foreground Calibration Mode
        2. 7.4.7.2 Background Calibration Mode
        3. 7.4.7.3 Low-Power Background Calibration (LPBG) Mode
      8. 7.4.8 Offset Calibration
      9. 7.4.9 Trimming
    5. 7.5 Programming
      1. 7.5.1 Using the Serial Interface
        1. 7.5.1.1 SCS
        2. 7.5.1.2 SCLK
        3. 7.5.1.3 SDI
        4. 7.5.1.4 SDO
        5. 7.5.1.5 Streaming Mode
    6. 7.6 SPI Register Map
  8. 8 Application Information Disclaimer
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 Wideband RF Sampling Receiver
        1. 8.2.1.1 Design Requirements
          1. 8.2.1.1.1 Input Signal Path
          2. 8.2.1.1.2 Clocking
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Calculating Values of AC-Coupling Capacitors
      2. 8.2.2 Reconfigurable Dual-Channel 5-GSPS or Single-Channel 10-Gsps Oscilloscope
        1. 8.2.2.1 Design Requirements
          1. 8.2.2.1.1 Input Signal Path
          2. 8.2.2.1.2 Clocking
          3. 8.2.2.1.3 ADC12DJ5200-SP
    3. 8.3 Initialization Set Up
    4. 8.4 Power Supply Recommendations
      1. 8.4.1 Power Sequencing
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
      2. 8.5.2 Layout Example
  9. 9 Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 Development Support
        1. 9.1.1.1 143
    2. 9.2 Documentation Support
      1. 9.2.1 Related Documentation
    3. 9.3 Receiving Notification of Documentation Updates
    4. 9.4 Support Resources
    5. 9.5 Trademarks
    6. 9.6 Electrostatic Discharge Caution
    7. 9.7 Glossary
  10. 10Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

7.4.4.1 JESD204C Operating Modes Table

Table 7-23 ADC12DJ5200-SP Operating Modes
ADC12DJ5200-SP OPERATING MODEUSER-SPECIFIED PARAMETERDERIVED PARAMETERSINPUT CLOCK RANGE (MHz)
JMODEK
[Min:Step:Max]		EncodingDDESLINKSNCSN’L
(Per Link)		M
(Per Link)		FSHDER
(Fbit / Fclk)
12-bit, single channel, 8 lanes04:2:2568b/10b1121201244(1)850—4800-4290
12-bit, single channel, 16 lanes14:2:2568b/10b1121201288(1)850—2800-5200
12-bit, dual channel, 8 lanes24:2:2568b/10b1021201244(1)850—4800-4290
12-bit, dual channel, 16 lanes34:2:2568b/10b1021201288(1)850—2800-5200
RESERVED4————————————————
8-bit, single channel, 8 lanes532:16:2568b/10b11280841140—2.5800-5200
8-bit, single channel, 16 lanes632:16:2568b/10b11280881180—1.25800-5200
8-bit, dual channel, 8 lanes732:16:2568b/10b10280841140—2.5800-5200
8-bit, dual channel, 16 lanes832:16:2568b/10b10280881180—1.25800-5200
RESERVED9————————————————
Decimate-by-4, dual channel, 4 lanes1016:8:2568b/10b4021511622210—5800-3432
Decimate-by-4, dual channel, 8 lanes1116:8:2568b/10b4021511642220—2.5800-5200
Decimate-by-4, dual channel, 16 lanes1216:8:2568b/10b4021511682240—1.25800-5200
Decimate-by-8, dual channel, 2 lanes138:4:2568b/10b8021511612410—5800-3432
Decimate-by-8, dual channel, 4 lanes1416:8:2568b/10b8021511622210—2.5800-5200
Decimate-by-8, dual channel, 8 lanes1516:8:2568b/10b8021511642220—1.25800-5200
Decimate-by-8, dual channel, 16 lanes1616:8:2568b/10b8021511682240—0.625800-5200
RESERVED17-18————————————————
12-bit, single channel, 12 lanes1916:8:2568b/10b1121201261281—2.5800-5200
12-bit, dual channel, 12 lanes2016:8:2568b/10b1021201261281—2.5800-5200
Decimate-by-4, single channel, 4 lanes2116:8:2568b/10b4121511621220—5800-3432
Decimate-by-4, single channel, 8 lanes2216:8:2568b/10b4121511641240—2.5800-5200
Decimate-by-8, single channel, 2 lanes2316:8:2568b/10b8121511611210—5800-3432
Decimate-by-8, single channel, 4 lanes2416:8:2568b/10b8121511621220—2.5800-5200
Decimate-by-4, single channel, 16 lanes2516:8:2568b/10b4121511681280—1.25800-5200
Decimate-by-8, single channel, 8 lanes2616:8:2568b/10b8121511641240—1.25800-5200
Decimate-by-8, single channel, 16 lanes2716:8:2568b/10b8121511681280—0.625800-5200
RESERVED28-29————————————————
12-bit, single channel, 8 lanes3032(2)64b/66b1121201244(1)85013.3800-5200
12-bit, dual channel, 8 lanes3132(2)64b/66b1021201244(1)85013.3800-5200
12-bit, single channel, 6 lanes32128(2)64b/66b112120123124114.125800-4160
12-bit, dual channel, 6 lanes33128(2)64b/66b102120123124114.125800-4160
8-bit, single channel, 4 lanes34256(2)64b/66b1128082112014.125800-4160
8-bit, dual channel, 4 lanes35256(2)64b/66b1028082112014.125800-4160
Decimate-by-4, single channel, 4 lanes36128(2)64b/66b412151162122014.125800-4160
Decimate-by-4, dual channel, 4 lanes37128(2)64b/66b402151162221014.125800-4160
Decimate-by-8, single channel, 2 lanes38128(2)64b/66b812151161121014.125800-4160
Decimate-by-8, dual channel, 2 lanes3964(2)64b/66b802151161241014.125800-4160
12-bit, single channel, 16 lanes4032(2)64b/66b1121201288(1)85011.65800-5200
12-bit, dual channel, 16 lanes4132(2)64b/66b1021201288(1)85011.65800-5200
12-bit, single channel, 12 lanes42128(2)64b/66b112120126128112.0625800-5200
12-bit, dual channel, 12 lanes43128(2)64b/66b102120126128112.0625800-5200
8-bit, single channel, 8 lanes44256(2)64b/66b1128084114012.0625800-5200
8-bit, dual channel, 8 lanes45256(2)64b/66b1028084114012.0625800-5200
Decimate-by-4, single channel, 8 lanes46128(2)64b/66b412151164124012.0625800-5200
Decimate-by-4, dual channel, 8 lanes47128(2)64b/66b402151164222012.0625800-5200
Decimate-by-8, single channel, 4 lanes48128(2)64b/66b812151162122012.0625800-5200
Decimate-by-8, dual channel, 4 lanes49128(2)64b/66b802151162221012.0625800-5200
8-bit, single channel, 16 lanes50256(2)64b/66b1128088118011.03125800-5200
8-bit, dual channel, 16 lanes51256(2)64b/66b1028088118011.03125800-5200
Decimate-by-4, single channel, 16 lanes52128(2)64b/66b412151168128011.03125800-5200
Decimate-by-4, dual channel, 16 lanes53128(2)64b/66b402151168224011.03125800-5200
Decimate-by-8, single channel, 8 lanes54128(2)64b/66b812151164124011.03125800-5200
Decimate-by-8, dual channel, 8 lanes55128(2)64b/66b802151164222011.03125800-5200
Decimate-by-16, dual channel, 2 lanes568:4:2568b/10b16021511612410—2.5800-5200
Decimate-by-16, dual channel, 4 lanes5716:8:2568b/10b16021511622210—1.25800-5200
Decimate-by-16, dual channel, 8 lanes5816:8:2568b/10b16021511642220—0.625800-5200
Decimate-by-16, dual channel, 2 lanes5964(2)64b/66b1602151161241012.0625800-5200
Decimate-by-16, dual channel, 4 lanes60128(2)64b/66b1602151162221011.03125800-5200
Decimate-by-16, single channel, 2 lanes6116:8:2568b/10b16121511611210—2.5800-5200
Decimate-by-16, single channel, 4 lanes6216:8:2568b/10b16121511621220—1.25800-5200
Decimate-by-16, single channel, 8 lanes6316:8:2568b/10b16121511641240—0.625800-5200
Decimate-by-16, single channel, 2 lanes64128(2)64b/66b1612151161121012.0625800-5200
Decimate-by-16, single channel, 4 lanes65128(2)64b/66b1612151162122011.03125800-5200
Decimate-by-32, dual channel, 2 lanes668:4:2568b/10b32021511612410—1.25800-5200
Decimate-by-32, dual channel, 4 lanes6716:8:2568b/10b32021511622210—0.625800-5200
Decimate-by-32, dual channel, 2 lanes6864(2)64b/66b3202151161241011.03125800-5200
Decimate-by-32, single channel, 2 lanes6916:8:2568b/10b32121511611210—1.25800-5200
Decimate-by-32, single channel, 4 lanes7016:8:2568b/10b32121511621220—0.625800-5200
Decimate-by-32, single channel, 2 lanes71128(2)64b/66b3212151161121011.03125800-5200
(1) M equals L in these modes to allow the samples to be sent in time-order over L lanes without unnecessary buffering. The M parameter does not represent the actual number of converters. Interleave the M sample streams from each link in the receiver to produce the correct sample data; see mode diagrams for more details.
(2) In the 64B/66B modes, the K parameter is not directly programmable. K is related to E and F according to the equation K=8*32*E/F. K is not an actual parameter of the 64B/66B link layer.