The device and JESD204 interface require a specific startup and alignment sequence. The general order of that sequence is listed in the following steps.

1. Tie PLL_EN high to enable the PLL or low to disable the PLL. Tie PLLREF_SE high to use the SE_CLK clock input (only valid if PLL_EN is high) or low to use CLK± clock input. Configure CLKCFG0 and CLKCFG1 pins to provide the required clocks from ORC and ORD outputs, if used.
2. Power-up the device and wait until voltages are within the recommended supply voltage range. The PD pin must be held low during power up and at all other times when PLLREFO, ORC or ORD clock outputs are necessary for system operation, if used.
3. Apply a stable clock signal at the desired frequency to CLK± or SE_CLK depending on the state of the PLLREF_SE input.
4. Reset the device using SOFT_RESET.
5. Verify device initialization is completed before continuing by reading INIT_DONE until a 1 is returned.
6. Program the C-PLL if the PLL is enabled (PLL_EN is set high). Skip to step 7 if the C-PLL is disabled (PLL_EN is set low).
   1. Program CPLL_RESET to 1 to reset the C-PLL.
   2. Program VCO_BIAS to 0x4A to set the C-PLL VCO bias settings.
   3. Program PLL_P_DIV, PLL_V_DIV and PLL_N_DIV to set the C-PLL dividers (see Converter PLL (C-PLL) for Sampling Clock Generation).
   4. Program VCO_CAL_EN to 1 to enable VCO trim calibration or manually write the VCO trim to VCO_FREQ_TRIM (and set VCO_CAL_EN to 0). Skip to step 6.e. if manually loading VCO_FREQ_TRIM.
   5. Program CPLL_RESET to 0 to start VCO calibration and enable the C-PLL
7. Program JESD_EN = 0 to stop the JESD204C state machine and allow setting changes.
8. Program CAL_EN = 0 to stop the calibration state machine and allow setting changes.
9. Program Low Power Operating Mode, if desired, according to the Low Power Mode and High Performance Mode section.
10. Program the desired JMODE.
11. Program the desired KM1 value. KM1 = K–1. KM1 is only used if a JMODE is chosen that uses 8B or 10B encoding.
12. Program SYNC_SEL as needed. Choose SYNCSE single-ended input or TMSTP± differential inputs.
13. Configure device calibration settings as desired (see the CAL_CFG0 and CAL_CFG1 registers). Select foreground or background calibration modes and offset calibration as needed.
14. Enable the TRIGOUT± clock output and configure the TRIGOUT output mode through the TRIGOUT_CTRL register, if desired.
15. If the C-PLL is used (PLL_EN is high) then verify that VCO calibration has finished (read VCO_CAL_DONE) and that the C-PLL is locked to the reference clock (read CPLL_LOCKED) before proceeding.
16. Program CAL_EN = 1 to enable the calibration state machine.
17. Enable over-range via OVR_EN and adjust settings if desired.
18. Program JESD_EN = 1 to re-start the JESD204C state machine and allow the link to restart.
19. Trigger a foreground calibration (if enabled) by setting CAL_SOFT_TRIG to 0 and then setting it back to 1. Alternatively, choose to use the CALTRIG pin by setting CAL_TRIG_EN to 1 and then toggling the CALTRIG pin low and then high. The CALSTAT pin and the FG_DONE register bit goes high to indicate that calibration has finished.
20. For JMODEs that use 8B/10B encoding the JESD204C interface now operates in response to the applied SYNC signal from the receiver (64B/66B does not use SYNC).
21. Data is valid when the JESD204C receiver finishes the initialization sequence (CGS and ILAS completes for 8B/10B modes or locks to SYNC header in 64B/66B modes) and the CALSTAT pin is high (if CAL_STATUS_SEL = 0) or FG_DONE is set to 1 to indicate that calibration is finished.