SBASAE0A October 2021 – November 2024 ADC12DJ1600 , ADC12QJ1600 , ADC12SJ1600
PRODUCTION DATA
Each register access requires a specific 24-bit pattern at this input. This pattern consists of a read-and-write (R/W) bit, register address, and register value. The data are shifted in MSB first and multi-byte registers are always in little-endian format (least significant byte stored at the lowest address). Setup and hold times with respect to the SCLK must be observed (see the Timing Requirements table).