SBASA01B September   2020  – March 2022 ADC3660

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics - Power Consumption
    6. 6.6 Electrical Characteristics - DC Specifications
    7. 6.7 Electrical Characteristics - AC Specifications
    8. 6.8 Timing Requirements
    9. 6.9 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Analog Input
        1. 8.3.1.1 Analog Input Bandwidth
        2. 8.3.1.2 Analog Front End Design
          1. 8.3.1.2.1 Sampling Glitch Filter Design
          2. 8.3.1.2.2 Analog Input Termination and DC Bias
            1. 8.3.1.2.2.1 AC-Coupling
            2. 8.3.1.2.2.2 DC-Coupling
        3. 8.3.1.3 Auto-Zero Feature
      2. 8.3.2 Clock Input
        1. 8.3.2.1 Single Ended vs Differential Clock Input
        2. 8.3.2.2 Signal Acquisition Time Adjust
      3. 8.3.3 Voltage Reference
        1. 8.3.3.1 Internal voltage reference
        2. 8.3.3.2 External voltage reference (VREF)
        3. 8.3.3.3 External voltage reference with internal buffer (REFBUF)
      4. 8.3.4 Digital Down Converter
        1. 8.3.4.1 DDC MUX
        2. 8.3.4.2 Digital Filter Operation
          1. 8.3.4.2.1 FS/4 Mixing with Real Output
        3. 8.3.4.3 Numerically Controlled Oscillator (NCO) and Digital Mixer
        4. 8.3.4.4 Decimation Filter
        5. 8.3.4.5 SYNC
        6. 8.3.4.6 Output Formatting with Decimation
      5. 8.3.5 Digital Interface
        1. 8.3.5.1 SDR Output Clocking
        2. 8.3.5.2 Output Data Format
        3. 8.3.5.3 Output Formatter
        4. 8.3.5.4 Output Bit Mapper
        5. 8.3.5.5 Output Interface/Mode Configuration
          1. 8.3.5.5.1 Configuration Example
      6. 8.3.6 Test Pattern
    4. 8.4 Device Functional Modes
      1. 8.4.1 Normal Operation
      2. 8.4.2 Power Down Options
      3. 8.4.3 Digital Channel Averaging
    5. 8.5 Programming
      1. 8.5.1 Configuration using PINs only
      2. 8.5.2 Configuration using the SPI interface
        1. 8.5.2.1 Register Write
        2. 8.5.2.2 Register Read
    6. 8.6 Register Maps
      1. 8.6.1 Detailed Register Description
  9. 9 Application and Implementation
    1. 9.1 Typical Application
      1. 9.1.1 Design Requirements
      2. 9.1.2 Detailed Design Procedure
        1. 9.1.2.1 Input Signal Path
        2. 9.1.2.2 Sampling Clock
        3. 9.1.2.3 Voltage Reference
      3. 9.1.3 Application Curves
    2. 9.2 Initialization Set Up
      1. 9.2.1 Register Initialization During Operation
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Support Resources
    2. 12.2 Trademarks
    3. 12.3 Electrostatic Discharge Caution
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8.3.4.4 Decimation Filter

The ADC3660 supports complex decimation by 2, 4, 8, 16 and 32 with a pass-band bandwidth of ~ 80% and a stopband rejection of at least 85dB. Table 8-3 gives an overview of the pass-band bandwidth of the different decimation settings with respect to ADC sampling rate FS. Note that the maximum output rate limits can't be exceeded and the ADC sampling rate may need to adjusted. In real decimation mode the output bandwidth is half of the complex bandwidth.

Table 8-3 Decimation Filter Summary and Maximum Available Output Bandwidth
REAL/COMPLEX DECIMATIONDECIMATION SETTING NOUTPUT RATEOUTPUT BANDWIDTHOUTPUT RATE
(FS = 65 MSPS)		OUTPUT BANDWIDTH
(FS = 65 MSPS)
Complex2FS / 2 complex0.8 × FS / 232.5 MSPS complex26 MHz
4FS / 4 complex0.8 × FS / 416.25 MSPS complex13 MHz
8FS / 8 complex0.8 × FS / 88.125 MSPS complex6.5 MHz
16FS / 16 complex0.8 × FS / 164.0625 MSPS complex3.25 MHz
32FS / 32 complex0.8 × FS / 322.03125 MSPS complex1.625 MHz
Real2FS / 2 real0.4 × FS / 232.5 MSPS13 MHz
4FS / 4 real0.4 × FS / 416.25 MSPS6.5 MHz
8FS / 8 real0.4 × FS / 88.125 MSPS3.25 MHz
16FS / 16 real0.4 × FS / 164.0625 MSPS1.625 MHz
32FS / 32 real0.4 × FS / 322.03125 MSPS0.8125 MHz

The decimation filter responses normalized tot he ADC sampling clock frequency FS are illustrated in Figure 8-23 to Figure 8-32. They are interpreted as follows:

Each figure contains the filter pass-band, transition band(s) and alias or stop-band(s) as shown in Figure 8-22. The x-axis shows the offset frequency (after the NCO frequency shift) normalized to the ADC sampling rate FS.

For example, in the divide-by-4 complex setup, the output data rate is FS / 4 complex with a Nyquist zone of FS / 8 or 0.125 × FS. The transition band (colored in blue) is centered around 0.125 × FS and the alias transition band is centered at 0.375 × FS. The stop-bands (colored in red), which alias on top of the pass-band, are centered at 0.25 × FS and 0.5 × FS. The stop-band attenuation is greater than 85 dB.

GUID-B16C0E30-0DF9-43DE-B98F-6B2C6F5D4340-low.gifFigure 8-22 Interpretation of the Decimation Filter Plots
GUID-5E062FB5-4CDD-4DCF-9AA3-2535B489C815-low.gifFigure 8-23 Decimation by 2 complex frequency response
GUID-6521B44B-310B-434D-BE57-1D61CC0AABA0-low.gifFigure 8-25 Decimation by 4complex frequency response
GUID-2F56AC60-61A3-44B8-B4C8-A57C47C60612-low.gifFigure 8-27 Decimation by 8 complex frequency response
GUID-FD227EF5-F39D-4815-BB5F-FF296B9BBF08-low.gifFigure 8-29 Decimation by 16 complex frequency response
GUID-7A13CEFB-3652-487E-9DAF-C7E3E47F7381-low.gifFigure 8-31 Decimation by 32 complex frequency response
GUID-4F29B730-FAE7-4DD1-866A-53825C218A3F-low.gifFigure 8-24 Decimation by 2 complex passband ripple response
GUID-B0AF1E6D-7D68-41B0-AF4B-2CC1F0E88F69-low.gifFigure 8-26 Decimation by 4 complex passband ripple response
GUID-5DFBC7DE-ECFB-4577-A79B-4B2C7FB30477-low.gifFigure 8-28 Decimation by 8 complex passband ripple response
GUID-C8FFF076-6D70-4D5F-83E7-A639FFC2CE1B-low.gifFigure 8-30 Decimation by 16 complex passband ripple response
GUID-F00166C2-6387-4693-BBE0-FC31B6C82D20-low.gifFigure 8-32 Decimation by 32 complex passband ripple response