SBASAP7 December 2024 ADC3664-SP
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
The -3dB bandwidth is approximately 200MHz. The ADC architecture limits the full power bandwidth to 65MHz; therefore, to avoid significantly degrading the ADC performance. The recommendation is that the input power is decreased linearly with increasing input frequency above 65MHz.