SBASAP7 December 2024 ADC3664-SP
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
To maximize the ADC3664-SP SNR performance, the external sampling clock should be a low jitter differential signal. The device provides the option to operate with a single-ended clock input to reduce the device power consumption and simplify system design at the expense of performance.