SBASAV7 January   2024 ADS1014L , ADS1015L

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Comparison Table
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Timing Requirements
    7. 6.7 Timing Diagram
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagrams
    3. 7.3 Feature Description
      1. 7.3.1 Multiplexer
      2. 7.3.2 Analog Inputs
      3. 7.3.3 Full-Scale Range (FSR) and LSB Size
      4. 7.3.4 Voltage Reference
      5. 7.3.5 Oscillator
      6. 7.3.6 Output Data Rate and Conversion Time
      7. 7.3.7 Digital Comparator
      8. 7.3.8 Conversion-Ready Pin
      9. 7.3.9 SMBus Alert Response
    4. 7.4 Device Functional Modes
      1. 7.4.1 Reset and Power-Up
      2. 7.4.2 Operating Modes
        1. 7.4.2.1 Single-Shot Mode
        2. 7.4.2.2 Continuous-Conversion Mode
    5. 7.5 Programming
      1. 7.5.1 I2C Interface
        1. 7.5.1.1 I2C Address Selection
        2. 7.5.1.2 I2C Interface Speed
          1. 7.5.1.2.1 Serial Clock (SCL) and Serial Data (SDA)
        3. 7.5.1.3 I2C Data Transfer Protocol
        4. 7.5.1.4 Timeout
        5. 7.5.1.5 I2C General-Call (Software Reset)
      2. 7.5.2 Reading and Writing Register Data
        1. 7.5.2.1 Reading Conversion Data or the Configuration Register
        2. 7.5.2.2 Writing the Configuration Register
      3. 7.5.3 Data Format
  9. 8 Register Map
  10. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Basic Connections
      2. 9.1.2 Unused Inputs and Outputs
      3. 9.1.3 Single-Ended Inputs
      4. 9.1.4 Input Protection
      5. 9.1.5 Analog Input Filtering
      6. 9.1.6 Connecting Multiple Devices
      7. 9.1.7 Duty Cycling For Low Power
      8. 9.1.8 I2C Communication Sequence Example
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curve
    3. 9.3 Power Supply Recommendations
      1. 9.3.1 Power-Supply Sequencing
      2. 9.3.2 Power-Supply Decoupling
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Receiving Notification of Documentation Updates
    2. 10.2 Support Resources
    3. 10.3 Trademarks
    4. 10.4 Electrostatic Discharge Caution
    5. 10.5 Glossary
  12. 11Revision History
  13. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8 Register Map

The ADS101xL has four registers that are accessible through the I2C interface using the Address Pointer register. The Conversion register contains the result of the last conversion. The Configuration register is used to change the ADS101xL operating modes and query the device status. The other two registers, Lo_thresh and Hi_thresh, set the threshold values used for the comparator function.

8.1 Address Pointer Register (address = N/A) [reset = N/A]

All four registers are accessed by writing to the Address Pointer register.

Figure 8-1 Address Pointer Register
7 6 5 4 3 2 1 0
RESERVED P[1:0]
W-000000b W-00b
Table 8-1 Address Pointer Register Field Descriptions
Bit Field Type Reset Description
7:2 Reserved W 000000b Always write 000000b
1:0 P[1:0] W 00b Register address pointer


00b : Conversion register
01b : Configuration register
10b : Lo_thresh register
11b : Hi_thresh register

8.2 Conversion Register (P[1:0] = 00b) [reset = 0000h]

The 16-bit Conversion register contains the result of the last conversion in binary two's-complement format. Following power-up, the Conversion register is cleared to 0000h, and remains 0000h until the first conversion completes.

Figure 8-2 Conversion Register
15 14 13 12 11 10 9 8
D[11:4]
R-00h
7 6 5 4 3 2 1 0
D[3:0] RESERVED
R-0h R-0h
Table 8-2 Conversion Register Field Descriptions
Bit Field Type Reset Description
15:4 D[11:0] R 000h 12-bit conversion result
3:0 Reserved R 0h Always reads back 0h

8.3 Configuration Register (P[1:0] = 01b) [reset = 8583h]

The 16-bit Configuration register controls the operating mode, input selection, data rate, full-scale range, and comparator modes.

Figure 8-3 Configuration Register: ADS1014L
15 14 13 12 11 10 9 8
OS RESERVED PGA[2:0] MODE
R/W-1b R/W-000b R/W-010b R/W-1b
7 6 5 4 3 2 1 0
DR[2:0] COMP_MODE COMP_POL COMP_LAT COMP_QUE[1:0]
R/W-100b R/W-0b R/W-0b R/W-0b R/W-11b
Figure 8-4 Configuration Register: ADS1015L
15 14 13 12 11 10 9 8
OS MUX[2:0] PGA[2:0] MODE
R/W-1b R/W-000b R/W-010b R/W-1b
7 6 5 4 3 2 1 0
DR[2:0] COMP_MODE COMP_POL COMP_LAT COMP_QUE[1:0]
R/W-100b R/W-0b R/W-0b R/W-0b R/W-11b
Table 8-3 Configuration Register Field Descriptions
Bit Field Type Reset Description
15 OS R/W 1b Operational status or single-shot conversion start
This bit determines the operational status of the device. OS can only be written when in power-down state and has no effect when a conversion is ongoing.


When writing:
0b : No effect
1b : Start a single conversion (when in power-down state)

When reading:
0b : Device is currently performing a conversion
1b : Device is not currently performing a conversion
14:12 MUX[2:0] R/W 000b Input multiplexer configuration (ADS1015L only)
These bits configure the input multiplexer.
These bits serve no function on the ADS1014L. The ADS1014L always uses inputs AINP = AIN0 and AINN = AIN1.


000b : AINP = AIN0 and AINN = AIN1
001b : AINP = AIN0 and AINN = AIN3
010b : AINP = AIN1 and AINN = AIN3
011b : AINP = AIN2 and AINN = AIN3
100b : AINP = AIN0 and AINN = GND
101b : AINP = AIN1 and AINN = GND
110b : AINP = AIN2 and AINN = GND
111b : AINP = AIN3 and AINN = GND
11:9 PGA[2:0] R/W 010b Programmable gain amplifier configuration
These bits set the FSR of the programmable gain amplifier.


000b : FSR = ±6.144 V(1)
001b : FSR = ±4.096 V(1)
010b : FSR = ±2.048 V
011b : FSR = ±1.024 V
100b : FSR = ±0.512 V
101b : FSR = ±0.256 V
110b : FSR = ±0.256 V
111b : FSR = ±0.256 V
8 MODE R/W 1b Device operating mode
This bit controls the operating mode.


0b : Continuous-conversion mode
1b : Single-shot mode or power-down state
7:5 DR[2:0] R/W 100b Data rate
These bits control the data rate setting.


000b : 128 SPS
001b : 250 SPS
010b : 490 SPS
011b : 920 SPS
100b : 1600 SPS
101b : 2400 SPS
110b : 3300 SPS
111b : 3300 SPS
4 COMP_MODE R/W 0b Comparator mode
This bit configures the comparator operating mode.


0b : Traditional comparator
1b : Window comparator
3 COMP_POL R/W 0b Comparator polarity
This bit controls the polarity of the ALERT/RDY pin.


0b : Active low
1b : Active high
2 COMP_LAT R/W 0b Latching comparator
This bit controls whether the ALERT/RDY pin latches after being asserted or clears after conversions are within the margin of the upper and lower threshold values.


0b : Nonlatching comparator. The ALERT/RDY pin does not latch when asserted.
1b : Latching comparator. The asserted ALERT/RDY pin remains latched until conversion data are read by the controller or an appropriate SMBus alert response is sent by the controller. The device responds with an address, and is the lowest address currently asserting the ALERT/RDY bus line.
1:0 COMP_QUE[1:0] R/W 11b Comparator queue and disable
These bits perform two functions. When set to 11b, the comparator is disabled and the ALERT/RDY pin is set to a high-impedance state. When set to any other value, the ALERT/RDY pin and the comparator function are enabled, and the set value determines the number of successive conversions exceeding the upper or lower threshold required before asserting the ALERT/RDY pin.


00b : Assert after one conversion
01b : Assert after two conversions
10b : Assert after four conversions
11b : Disable the comparator and set the ALERT/RDY pin to high impedance
(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to the analog inputs of the device.

8.4 Lo_thresh (P[1:0] = 10b) [reset = 8000h] and Hi_thresh (P[1:0] = 11b) [reset = 7FFFh] Registers

The upper and lower threshold values used by the comparator are stored in two 16-bit registers in two's-complement format. The comparator is implemented as a digital comparator; therefore, the values in these registers must be updated whenever the PGA settings are changed.

The conversion-ready function of the ALERT/RDY pin is enabled by setting the Hi_thresh register MSB to 1b and the Lo_thresh register MSB to 0b. To use the comparator function of the ALERT/RDY pin, the Hi_thresh register value must always be greater than the Lo_thresh register value. The threshold register formats are shown in the Lo_thresh Register and Hi_thresh Register. When set to RDY mode, the ALERT/RDY pin outputs the OS bit when in single-shot mode, and provides a continuous-conversion ready pulse when in continuous-conversion mode.

Figure 8-5 Lo_thresh Register
15 14 13 12 11 10 9 8
Lo_thresh[11:4]
R/W-80h
7 6 5 4 3 2 1 0
Lo_thresh[3:0] RESERVED
R/W-0h R-0h
Figure 8-6 Hi_thresh Register
15 14 13 12 11 10 9 8
Hi_thresh[11:4]
R/W-7Fh
7 6 5 4 3 2 1 0
Hi_thresh[3:0] RESERVED
R/W-Fh R-Fh
Table 8-4 Lo_thresh and Hi_thresh Register Field Descriptions
Bit Field Type Reset Description
15:4 Lo_thresh[11:0] R/W 800h Low threshold value
15:4 Hi_thresh[11:0] R/W 7FFh High threshold value