SBAS444E May   2009  – December 2024 ADS1113 , ADS1114 , ADS1115

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5.   Device Comparison Table
  6. 4 Pin Configuration and Functions
  7. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Timing Requirements: I2C
    7. 5.7 Typical Characteristics
  8. 6 Parameter Measurement Information
    1. 6.1 Noise Performance
  9. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagrams
    3. 7.3 Feature Description
      1. 7.3.1 Multiplexer
      2. 7.3.2 Analog Inputs
      3. 7.3.3 Full-Scale Range (FSR) and LSB Size
      4. 7.3.4 Voltage Reference
      5. 7.3.5 Oscillator
      6. 7.3.6 Output Data Rate and Conversion Time
      7. 7.3.7 Digital Comparator (ADS1114 and ADS1115 Only)
      8. 7.3.8 Conversion Ready Pin (ADS1114 and ADS1115 Only)
      9. 7.3.9 SMbus Alert Response
    4. 7.4 Device Functional Modes
      1. 7.4.1 Reset and Power-Up
      2. 7.4.2 Operating Modes
        1. 7.4.2.1 Single-Shot Mode
        2. 7.4.2.2 Continuous-Conversion Mode
      3. 7.4.3 Duty Cycling For Low Power
    5. 7.5 Programming
      1. 7.5.1 I2C Interface
        1. 7.5.1.1 I2C Address Selection
        2. 7.5.1.2 I2C General Call
        3. 7.5.1.3 I2C Speed Modes
      2. 7.5.2 Target Mode Operations
        1. 7.5.2.1 Receive Mode
        2. 7.5.2.2 Transmit Mode
      3. 7.5.3 Writing To and Reading From the Registers
      4. 7.5.4 Data Format
  10. 8 Registers
    1. 8.1 Register Map
      1. 8.1.1 Address Pointer Register (address = N/A) [reset = N/A]
      2. 8.1.2 Conversion Register (P[1:0] = 00b) [reset = 0000h]
      3. 8.1.3 Config Register (P[1:0] = 01b) [reset = 8583h]
      4. 8.1.4 Lo_thresh (P[1:0] = 10b) [reset = 8000h] and Hi_thresh (P[1:0] = 11b) [reset = 7FFFh] Registers
  11. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Basic Connections
      2. 9.1.2 Single-Ended Inputs
      3. 9.1.3 Input Protection
      4. 9.1.4 Unused Inputs and Outputs
      5. 9.1.5 Analog Input Filtering
      6. 9.1.6 Connecting Multiple Devices
      7. 9.1.7 Quick-Start Guide
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Shunt Resistor Considerations
        2. 9.2.2.2 Operational Amplifier Considerations
        3. 9.2.2.3 ADC Input Common-Mode Considerations
        4. 9.2.2.4 Resistor (R1, R2, R3, R4) Considerations
        5. 9.2.2.5 Noise and Input Impedance Considerations
        6. 9.2.2.6 First-Order RC Filter Considerations
        7. 9.2.2.7 Circuit Implementation
        8. 9.2.2.8 Results Summary
      3. 9.2.3 Application Curves
  12. 10Power Supply Recommendations
    1. 10.1 Power-Supply Sequencing
    2. 10.2 Power-Supply Decoupling
  13. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  14. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Support Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  15. 13Revision History
  16. 14Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8.1.3 Config Register (P[1:0] = 01b) [reset = 8583h]

The 16-bit Config register controls the operating mode, input selection, data rate, full-scale range, and comparator modes.

Figure 8-3 Config Register — ADS1113
15141312111098
OSRESERVEDMODE
R/W-1bR/W-000010bR/W-1b
76543210
DR[2:0]RESERVED
R/W-100bR/W-00011b
Figure 8-4 Config Register — ADS1114
15141312111098
OSRESERVEDPGA[2:0]MODE
R/W-1bR/W-000bR/W-010bR/W-1b
76543210
DR[2:0]COMP_MODECOMP_POLCOMP_LATCOMP_QUE[1:0]
R/W-100bR/W-0bR/W-0bR/W-0bR/W-11b
Figure 8-5 Config Register — ADS1115
15141312111098
OSMUX[2:0]PGA[2:0]MODE
R/W-1bR/W-000bR/W-010bR/W-1b
76543210
DR[2:0]COMP_MODECOMP_POLCOMP_LATCOMP_QUE[1:0]
R/W-100bR/W-0bR/W-0bR/W-0bR/W-11b
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 8-3 Config Register Field Descriptions
BitFieldTypeResetDescription
15OSR/W1bOperational status or single-shot conversion start
This bit determines the operational status of the device. OS can only be written when in power-down state and has no effect when a conversion is ongoing.


When writing:
0b : No effect
1b : Start a single conversion (when in power-down state)

When reading:
0b : Device is currently performing a conversion.
1b : Device is not currently performing a conversion.
14:12MUX[2:0]R/W000bInput multiplexer configuration (ADS1115 only)
These bits configure the input multiplexer.
These bits serve no function on the ADS1113 and ADS1114. ADS1113 and ADS1114 always use inputs AINP = AIN0 and AINN = AIN1.


000b : AINP = AIN0 and AINN = AIN1 (default)
001b : AINP = AIN0 and AINN = AIN3
010b : AINP = AIN1 and AINN = AIN3
011b : AINP = AIN2 and AINN = AIN3
100b : AINP = AIN0 and AINN = GND
101b : AINP = AIN1 and AINN = GND
110b : AINP = AIN2 and AINN = GND
111b : AINP = AIN3 and AINN = GND
11:9PGA[2:0]R/W010bProgrammable gain amplifier configuration
These bits set the FSR of the programmable gain amplifier.
These bits serve no function on the ADS1113. ADS1113 always uses FSR = ±2.048V.


000b : FSR = ±6.144V(1)
001b : FSR = ±4.096V(1)
010b : FSR = ±2.048V (default)
011b : FSR = ±1.024V
100b : FSR = ±0.512V
101b : FSR = ±0.256V
110b : FSR = ±0.256V
111b : FSR = ±0.256V
8MODER/W1b Device operating mode
This bit controls the operating mode.


0b : Continuous-conversion mode
1b : Single-shot mode or power-down state (default)
7:5DR[2:0]R/W100bData rate
These bits control the data rate setting.


000b : 8SPS
001b : 16SPS
010b : 32SPS
011b : 64SPS
100b : 128SPS (default)
101b : 250SPS
110b : 475SPS
111b : 860SPS
4COMP_MODER/W0b Comparator mode (ADS1114 and ADS1115 only)
This bit configures the comparator operating mode.
This bit serves no function on the ADS1113.


0b : Traditional comparator (default)
1b : Window comparator
3COMP_POLR/W0b Comparator polarity (ADS1114 and ADS1115 only)
This bit controls the polarity of the ALERT/RDY pin.
This bit serves no function on the ADS1113.


0b : Active low (default)
1b : Active high
2COMP_LATR/W0b Latching comparator (ADS1114 and ADS1115 only)
This bit controls whether the ALERT/RDY pin latches after being asserted or clears after conversions are within the margin of the upper and lower threshold values.
This bit serves no function on the ADS1113.


0b : Nonlatching comparator. The ALERT/RDY pin does not latch when asserted (default).
1b : Latching comparator. The asserted ALERT/RDY pin remains latched until conversion data are read by the controller or an appropriate SMBus alert response is sent by the controller. The device responds with an address, and is the lowest address currently asserting the ALERT/RDY bus line.
1:0COMP_QUE[1:0]R/W11b Comparator queue and disable (ADS1114 and ADS1115 only)
These bits perform two functions. When set to 11, the comparator is disabled and the ALERT/RDY pin is set to a high-impedance state. When set to any other value, the ALERT/RDY pin and the comparator function are enabled, and the set value determines the number of successive conversions exceeding the upper or lower threshold required before asserting the ALERT/RDY pin.
These bits serve no function on the ADS1113.


00b : Assert after one conversion
01b : Assert after two conversions
10b : Assert after four conversions
11b : Disable comparator and set ALERT/RDY pin to high-impedance (default)
(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3V to the analog inputs of the device.