SBASAN3 may   2023 AFE7951

PRODUCTION DATA  

  1.   1
  2. 1Features
  3. 2Applications
  4. 3Description
  5. 4Description (continued)
  6. 5Revision History
  7. 6Pin Configuration and Functions
  8. 7Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information AFE79xx
    5. 7.5  Transmitter Electrical Characteristics
    6. 7.6  RF ADC Electrical Characteristics
    7. 7.7  PLL/VCO/Clock Electrical Characteristics
    8. 7.8  Digital Electrical Characteristics
    9. 7.9  Power Supply Electrical Characteristics
    10. 7.10 Timing Requirements
    11. 7.11 Switching Characteristics
    12. 7.12 Typical Characteristics
      1. 7.12.1  TX Typical Characteristics 800 MHz
      2. 7.12.2  TX Typical Characteristics at 1.8 GHz
      3. 7.12.3  TX Typical Characteristics at 2.6 GHz
      4. 7.12.4  TX Typical Characteristics at 3.5 GHz
      5. 7.12.5  TX Typical Characteristics at 4.9 GHz
      6. 7.12.6  TX Typical Characteristics at 8.1 GHz
      7. 7.12.7  TX Typical Characteristics at 9.6 GHz
      8. 7.12.8  RX Typical Characteristics at 800 MHz
      9. 7.12.9  RX Typical Characteristics at 1.75-1.9 GHz
      10. 7.12.10 RX Typical Characteristics at 2.6 GHz
      11. 7.12.11 RX Typical Characteristics at 3.5 GHz
      12. 7.12.12 RX Typical Characteristics at 4.9 GHz
      13. 7.12.13 RX Typical Characteristics at 8.1 GHz
      14. 7.12.14 RX Typical Characteristics at 9.6 GHz
      15. 7.12.15 PLL and Clock Typical Characteristics
  9. 8Device and Documentation Support
    1. 8.1 Receiving Notification of Documentation Updates
    2. 8.2 Support Resources
    3. 8.3 Trademarks
    4. 8.4 Electrostatic Discharge Caution
    5. 8.5 Glossary
  10. 9Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

7.11 Switching Characteristics

Typical values at TA = +25°C, full temperature range is TA,MIN = -40°C to TJ,MAX = +110°C; TX Input Rate = 491.52MSPS, fDAC = 8847.36MSPS; fADC = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
TX Channel Latency
SerDes Receiver Analog Delay Full rate 2.8 ns
tJESDTX JESD to TX output Latency LMFSHd=2-8-8-1, 368.64 MSPS input rate, 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C) 152 interface clock cycles(1)
LMFSHd=8-16-4-1, 491.52 MSPS 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C) 176
LMFSHd=4-16-8-1, 245.76 MSPS 48x Interpolation, Serdes rate = 16.22Gbps (JESD204C) 124
LMFSHd=2-16-16-1, 122.88 MSPS 96x Interpolation, Serdes rate = 16.22Gbps (JESD204C) 97
RX Channel Latency
SerDes Transmitter Analog Delay 3.6 ns
tJESDRX RX input to JESD output Latency LMFS=2-16-16-1, 122.88 MSPS, 24x Decimation, Serdes rate = 16.22Gbps (JESD204C) 92 interface clock cycles(1)
LMFS=4-16-8-1, 245.76 MSPS, 12x Decimation, Serdes rate = 16.22Gbps (JESD204C) 108
LMFS=4-8-4-1, 491.52 MSPS, 6x Decimation, Serdes rate = 16.22Gbps (JESD204C) 153
FB Channel Latency
SerDes Transmitter Analog Delay 3.6 ns
tJESDFB FB input to JESD output Latency LMFS=1-2-8-1, 368.64 MSPS, 8x Decimation 151 interface clock cycles(1)
LMFS=2-4-4-1, 491.52 MSPS, 6x Decimation 177
(1) Interface clock cycles is the period of the digital interface sample rate, e.g. 1GSPS = 1ns.