SBASAN5 july   2023 AFE7955

PRODUCTION DATA  

  1.   1
  2. 1Features
  3. 2Applications
  4. 3Description
  5. 4Revision History
  6. 5Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information AFE79xx
    5. 5.5  Transmitter Electrical Characteristics
    6. 5.6  RF ADC Electrical Characteristics
    7. 5.7  PLL/VCO/Clock Electrical Characteristics
    8. 5.8  Digital Electrical Characteristics
    9. 5.9  Power Supply Electrical Characteristics
    10. 5.10 Timing Requirements
    11. 5.11 Switching Characteristics
    12. 5.12 Typical Characteristics
      1. 5.12.1  TX Typical Characteristics 800 MHz
      2. 5.12.2  TX Typical Characteristics at 1.8 GHz
      3. 5.12.3  TX Typical Characteristics at 2.6 GHz
      4. 5.12.4  TX Typical Characteristics at 3.5 GHz
      5. 5.12.5  TX Typical Characteristics at 4.9 GHz
      6. 5.12.6  TX Typical Characteristics at 8.1 GHz
      7. 5.12.7  TX Typical Characteristics at 9.6 GHz
      8. 5.12.8  RX Typical Characteristics at 800 MHz
      9. 5.12.9  RX Typical Characteristics at 1.75-1.9 GHz
      10. 5.12.10 RX Typical Characteristics at 2.6 GHz
      11. 5.12.11 RX Typical Characteristics at 3.5 GHz
      12. 5.12.12 RX Typical Characteristics at 4.9 GHz
      13. 5.12.13 RX Typical Characteristics at 8.1GHz
      14. 5.12.14 RX Typical Characteristics at 9.6 GHz
      15. 5.12.15 PLL and Clock Typical Characteristics
  7. 6Device and Documentation Support
    1. 6.1 Receiving Notification of Documentation Updates
    2. 6.2 Support Resources
    3. 6.3 Trademarks
    4. 6.4 Electrostatic Discharge Caution
    5. 6.5 Glossary
  8. 7Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

RX Typical Characteristics at 3.5 GHz

Typical values at TA = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with fREF = 491.52 MHz, AIN = –3 dBFS, DSA setting = 4 dB.

GUID-304F90C8-CE14-40EA-9838-A0CE644B565B-low.gif
With 3.6 GHz matching, normalized to 3.6 GHz
Figure 5-366 RX In-Band Gain Flatness, fIN = 3600 MHz
GUID-4583DE73-88FD-45CE-B7E6-D8E132A2E24A-low.gif
With 3.6 GHz matching
Differential Amplitude Error = PIN(DSA Setting – 1) – PIN(DSA Setting) + 1
Figure 5-368 RX Uncalibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz
GUID-A323279D-8838-455D-8510-EBC963DBC282-low.gif
With 3.6 GHz matching
Integrated Amplitude Error = PIN(DSA Setting) – PIN(DSA Setting = 0) + (DSA Setting)
Figure 5-370 RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz
GUID-47A3D9CB-D0E9-4964-8B5F-83BD0A4D24E7-low.gif
With 3.6 GHz matching
Differential Phase Error = PhaseIN(DSA Setting – 1) – PhaseIN(DSA Setting)
Figure 5-372 RX Uncalibrated Phase Error vs DSA Setting at 3.6 GHz
GUID-EEC58042-FB8B-45F8-AEF4-3027AF0CD0C1-low.gif
With 3.6 GHz matching
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)
Figure 5-374 RX Uncalibrated Integrated Phase Error vs DSA Setting at 3.6 GHz
GUID-94E3F7D8-90E8-41EC-9684-CEBA8126BDE4-low.gif
With 3.6 GHz matching , fIN = 3610 MHz, AIN = –3 dBFS
Figure 5-376 RX Output FFT at 3.6 GHz
GUID-5586A0EB-91CA-4A99-AF23-093C52A0E371-low.gif
With 3.5 GHz matching, 20-MHz tone spacing
Figure 5-378 RX IMD3 vs Input Level and Temperature at 3.6 GHz
GUID-14D50B49-1712-4C1C-BE28-84071F4F96CA-low.gif
With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)
Figure 5-380 RX HD2 vs DSA Setting and Temperature at 3.6 GHz
GUID-4C100260-2FAC-4E5C-A3B2-6670E5471B72-low.gif
With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)
Figure 5-382 RX HD2 vs Input Level and Temperature at 3.6 GHz
GUID-BB57D626-258F-4D1F-A08E-BB2D24CD643C-low.gif
With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)
Figure 5-384 RX HD3 vs DSA Setting and Temperature at 3.6 GHz
GUID-44AB63C1-CBA1-4CEC-959C-B711CF20B89C-low.gif
With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)
Figure 5-386 RX HD3 vs Input Level and Temperature at 3.6 GHz
GUID-20220908-SS0I-79M7-QKJM-TJNRZQQPPLWX-low.svg
With 3.5 GHz matching
Figure 5-388 RX In-Band SFDR (±200 MHz) vs Input Level and Channel at 3.6 GHz
GUID-20220908-SS0I-F0SQ-SVV9-SGVLPBJG3P0H-low.svg
With 3.6 GHz matching, –7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages
Figure 5-390 RX IMD3 vs Supply Voltage and Channel at 3.6 GHz
GUID-20220908-SS0I-SGC8-K3XZ-6XNL6WV2W1CP-low.svg
With 3.6 GHz matching, tone at –20 dBFS, 12.5-MHz offset frequency, all supplies at MIN, TYP, or MAX recommended operating voltages
Figure 5-392 RX Noise Spectral Density vs Supply Voltage and Channel at 3.6 GHz
GUID-4B1A1605-0426-47B2-94E8-2C178B9903A8-low.gif
With 3.6 GHz matching, normalized to phase at 25°C
Figure 5-367 RX Input Phase vs Temperature at 3.6 GHz
GUID-2D7BBCB6-8B09-4DBE-9145-91CDA3ECDBC6-low.gif
With 3.6 GHz matching
Differential Amplitude Error = PIN(DSA Setting – 1) – PIN(DSA Setting) + 1
Figure 5-369 RX Calibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz
GUID-E382C226-4BA4-44FC-BFE8-E6F1019E6585-low.gif
With 3.6 GHz matching
Integrated Amplitude Error = PIN(DSA Setting) – PIN(DSA Setting = 0) + (DSA Setting)
Figure 5-371 RX Calibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz
GUID-BC01AE77-0F7B-4D2D-860B-78B85F37D9DA-low.gif
With 3.6 GHz matching
Differential Phase Error = PhaseIN(DSA Setting – 1) – PhaseIN(DSA Setting)
Figure 5-373 RX Calibrated Differential Phase Error vs DSA Setting at 3.6 GHz
GUID-247D3BB8-499C-4EF8-B1B7-393950D4AB74-low.gif
With 3.6 GHz matching
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)
Figure 5-375 RX Calibrated Integrated Phase Error vs DSA Setting at 3.6 GHz
GUID-2D7AE678-DA24-42F8-9F26-F6C78552F337-low.gif
With 3.5 GHz matching, each tone at –7 dBFS, 20-MHz tone spacing
Figure 5-377 RX IMD3 vs DSA Setting and Temperature at 3.6 GHz
GUID-20220908-SS0I-TFSP-4LKX-CC48FR3DDV6Z-low.svg
With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)
Figure 5-379 RX HD2 vs DSA Setting and Channel at 3.6 GHz
GUID-20220908-SS0I-QCVL-TMGQ-WQRVSGLP31QS-low.svg
With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)
Figure 5-381 RX HD2 vs Input Level and Channel at 3.6 GHz
GUID-20220908-SS0I-5CHB-FW3J-D4RGSNPQGH6L-low.svg
With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)
Figure 5-383 RX HD3 vs DSA Setting and Channel at 3.6 GHz
GUID-20220908-SS0I-NMDG-7M3W-5DPH1NZFKSDH-low.svg
With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)
Figure 5-385 RX HD3 vs Input Level and Channel at 3.6 GHz
GUID-20220908-SS0I-RQKS-CC6H-1RPQ7SHBJ33Z-low.svg
With 3.5 GHz matching, 12.5-MHz offset from tone
Figure 5-387 RX Noise Spectral Density vs Input Level and DSA Setting at 3.6 GHz
GUID-20220908-SS0I-VXWJ-PML2-BTZ1KWS8DGDZ-low.svg
With 3.5 GHz matching
Figure 5-389 RX SFDR Excluding HD2/3 vs DSA Setting and Channel at 3.6 GHz
GUID-20220908-SS0I-982K-PZGK-GGLPF87GBHL4-low.svg
With 3.6 GHz matching, –7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages
Figure 5-391 RX IMD5 vs Supply Voltage and Channel at 3.6 GHz