The ALM2402-Q1 is a dual high voltage, high current op-amp with protection features that are optimal for driving low impedances and/or high ESR capacitive loads. ALM2402-Q1 operates with single or split power supplies from 5.0 V to 16 V and can output up to 400 mA DC.
Each op-amp includes over-temperature flag/shut-down. It also includes separate supply pins for each output stage that allow the user to apply a lower voltage on the output to limit the Voh and henceforth the on-chip power dissipation.
The ALM2402 is packaged in a 12 pin leadless DRR package and 14 pin leaded HTSSOP (preview). Both include a thermally conductive power pad that facilitates heat sinking. The very low thermal impedance of these packages enable optimal current drive with minimal die temperature increase. Providing customers with the ability to drive high currents in harsh temperature conditions. Maximum power dissipation can be determined in the figure below.
PART NUMBER | PACKAGE | BODY SIZE (NOM) |
---|---|---|
ALM2402-Q1 | SON (12) | 3.00 mm x 3.00 mm |
HTSSOP (14) | 5.00 mm x 4.40 mm |
Changes from C Revision (June 2015) to D Revision
Changes from B Revision (May 2015) to C Revision
Changes from A Revision (April 2015) to B Revision
Changes from * Revision (February 2015) to A Revision
PIN | I/O | DESCRIPTION | ||
---|---|---|---|---|
NAME | DDR | PWP | ||
NO. | NO. | |||
IN(X)+ | 2, 4 | 2, 4 | Input | non-inverting op amp input terminal |
IN(X)- | 1, 5 | 1, 5 | Input | inverting op amp input terminal |
OUT(X) | 11, 7 | 13, 9 | Output | Op amp output |
OTF/SH_DN | 3 | 3 | Input/output | Over temperature flag and Shutdown (see Table 1 for truth table) |
VCC_O(X) | 8, 10 | 10, 12 | Input | Output stage supply pin |
VCC | 9 | 11 | Input | Gain stage supply pin |
GND | 6, 12 | 14 | Input | Ground pin (Both ground pins must be used and connected together on board) |
NC | N/A | 7, 8 | N/A | No Internal Connection (do no connect) |
MIN | MAX | UNIT | |||
---|---|---|---|---|---|
VCC | Supply Voltage | -0.3 | 18 | V | |
VCC_(OX) | Output supply voltage(2) | -0.3 | 18 | V | |
VOUT(X) | Opamp voltage(2) | -0.3 | 18 | V | |
VIN(X) | Positive and negative input to GND voltage (2) | -0.3 | 18 | V | |
IOTF | Over Temperature Flag pin maximum Current | 20 | mA | ||
VOTF | Over Temperature Flag pin maximum Voltage | 0 | 7 | V | |
ISC | Continuous output short current per opamp | Internally Limited | mA | ||
Figure 6 | |||||
TA | Operating free-air temperature range | –40 | 125 | °C | |
TJ | Operating virtual junction temperature(3) | -40 | 150 | °C | |
Tstg | Storage temperature range | –65 | 150 | °C |
THERMAL METRIC(1) | ALM2402Q1 | UNIT | ||
---|---|---|---|---|
DRR (SON) | PWP (HTSSOP) | |||
12 Pins | 14 Pins | |||
θJA | Junction-to-ambient thermal resistance | 39.2 | 46.5 | °C/W |
θJCtop | Junction-to-case (top) thermal resistance | 34.5 | 33.0 | °C/W |
θJB | Junction-to-board thermal resistance | 15.0 | 27.6 | °C/W |
ψJT | Junction-to-top characterization parameter | 0.3 | 1.5 | °C/W |
ψJB | Junction-to-board characterization parameter | 15.2 | 27.4 | °C/W |
θJCbot | Junction-to-case (bottom) thermal resistance | 4.2 | 2.2 | °C/W |
VALUE | UNIT | ||||
---|---|---|---|---|---|
V(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) | ±2000 | V | |
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) | DRR | ±750 | |||
PWP | ±250 |
MIN | MAX | UNIT | ||
---|---|---|---|---|
TJ | Junction Temperature | -40 | 150 | °C |
TA | Ambient Temperature | -40 | 125 | |
IOUT(1) | Continuous output current (sourcing) | 400 | mA | |
Continuous output current (sinking) | 400 | |||
VIH_OTF | OTF input high voltage (Opamp "On" or full operation state) | 1.0 | V | |
VIL_OTF | OTF input low voltage (Opamp "Off" or shutdown state) | 0.35 | ||
VIN(X) | Positive and negative input to GND voltage | 0 | 7 | |
VOTF | Over Temperature Flag pin maximum Voltage | 2 | 5 | |
VCC | Input Vcc | 4.5 | 16 | |
VCC_O(X) | Output Vcc | 3 | 16 |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
VIO | Input Offset Voltage (2) | VICM = Vcc/2, RL = 10 kΩ | 1 | 15 | mV | ||
IIB | Input Bias Current (2) | VICM = Vcc/2 | 1.5 | 100 | nA | ||
IIOS | Input Offset Current (2) | VICM = Vcc/2 | 30 | nA | |||
VICM | Input Common Mode Range (2) | VCC = 5.0 | 0.2 | Vcc-1.2 | V | ||
VCC = 12.0 V | 0.2 | 7 | |||||
ICC | Total Supply Current (both amplifiers)(2) | IO = 0 A | 5 | 15 | mA | ||
VOTF = 0V | 0.5(4) | ||||||
Vo | Positive Output Swing | VCC = VCC_O(X) = 5.0 V; VICM = Vcc/2; VID = 100 mV | ISINK = 200 mA | 4.7 | 4.87 | V | |
ISINK = 100 mA | 4.85 | 4.94 | |||||
Negative Output Swing | VCC = VCC_O(X) = 5.0 V; VICM = Vcc/2; VID = 100 mV | ISOURCE = 200 mA | 200 | 425 | mV | ||
ISOURCE = 100 mA | 100 | 200 | |||||
OTF | Over Temp. Fault and Shutdown(1) | 157 | 165 | 175 | °C | ||
VOL_OTF | Over Temp. Fault low voltage | Rpullup = 2.5 kΩ, Vpullup = 5.0 V | 450 | mV | |||
ILIMIT | Short to Supply Limit (low-side limit)(3) | 550 | mA | ||||
Short to Ground Limit (high-side limit)(2)(3) | 750 | ||||||
PSRR | Power Supply Rejection Ratio(2) | VCC = 5.0 V to 12 V, RL = 10 kΩ, VICM = Vcc/2, VO = Vcc/2 | 65 | 90 | dB | ||
CMRR | Common Mode Rejection Ratio(2) | VICM = VICM(min) to VICM(max), RL = 10 kΩ, VO = Vcc/2 | 45 | 90 | dB | ||
AVD | DC Voltage Gain(2) | RL = 10 kΩ, VICM = Vcc/2, VO = 0.3 V to Vcc-1.5 | 70 | 90 | dB |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
GBW | Gain Bandwidth | CL=15 pF RL=10 kΩ | 600 | KHz | |||
PM | Phase Margin | CL=200 nF RL= 50 Ω | 50 | ° | |||
GM | Gain Margin | CL=200 nF RL= 50 Ω | 17 | dB | |||
SR | Slew Rate | G = +1; CL=50 pF; 3 V step | 0.17 | V/us | |||
THD + N | Total Harmonic Distortion + Noise | AV = 2 V/V, RL = 100 Ω, Vo = 8 Vpp, Vcc = 12 V, F = 1 kHz, VICM = Vcc/2 | -80 | dB | |||
en | Input Voltage Noise Density | Vcc = 5 V, F = 1kHz, VICM = Vcc/2 | 110 | nV/√HZ |
VCC = 5.0 V |
VCC = 5.0 V |
Av = 2V/V | Vo = 8Vpp |
Vcm = Vcc/2 |
VCC = 5.0 V |
VCC =5.0 V |
Av = 1V/V | Vo = 1Vpp |
Vcc =12 V and 5 V | Vcm = Vcc/2 |