SBASA35A June   2020  – October 2020 AMC3330-Q1

PRODUCTION DATA  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Power Ratings
    6. 6.6  Insulation Specifications
    7. 6.7  Safety-Related Certifications
    8. 6.8  Safety Limiting Values
    9. 6.9  Electrical Characteristics
    10. 6.10 Switching Characteristics
    11. 6.11 Timing Diagram
    12. 6.12 Insulation Characteristics Curves
    13. 6.13 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Analog Input
      2. 7.3.2 Isolation Channel Signal Transmission
      3. 7.3.3 Analog Output
      4. 7.3.4 Isolated DC/DC Converter
      5. 7.3.5 Diagnostic Output and Fail-Safe Behavior
    4. 7.4 Device Functional Modes
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Input Filter Design
        2. 8.2.2.2 Differential to Single-Ended Output Conversion
      3. 8.2.3 Application Curve
    3. 8.3 What to Do and What Not to Do
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Device Nomenclature
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Support Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Typical Characteristics

at VDD = 3.3 V, INP = –1 V to 1 V, INN = HGND = 0V, and fIN = 10 kHz (unless otherwise noted)

GUID-20201005-CA0I-8X82-9QRG-P2G9SX9WNRZD-low.gif
 
Figure 6-5 Input Bias Current vs Common-Mode Input Voltage
GUID-20201005-CA0I-SXTG-L8T2-Z9MCNVLX8GZZ-low.gif
 
Figure 6-7 Input Bias Current vs Temperature
GUID-20201005-CA0I-RT8F-VHF6-4QH8GWZXRKFQ-low.gif
 
Figure 6-9 Normalized Gain vs Input Frequency
GUID-20201005-CA0I-2XXV-5GXR-JTPCQ3LKG4GS-low.gif
 
Figure 6-11 Output Bandwidth vs Supply Voltage
GUID-20201005-CA0I-271H-JH1K-8JH1TZTWZ2WJ-low.gif
 
Figure 6-13 Gain Error Histogram
GUID-20201005-CA0I-MWVN-H81C-HW4L6RDKDWTQ-low.gif
 
Figure 6-15 Gain Error vs Temperature
GUID-20201005-CA0I-XLNX-199Q-DTVFRXGK9Z8R-low.gif
 
Figure 6-17 Offset Error Histogram
GUID-20201005-CA0I-FKB7-HBQX-VMGXMQKDJ1CG-low.gif
 
Figure 6-19 Offset Error vs Temperature
GUID-20201005-CA0I-STKG-Z80C-DGRPKM3M1BQF-low.gif
 
Figure 6-21 Nonlinearity vs Differential Input Voltage
GUID-20201005-CA0I-QVBL-S5BB-TDRN9XJ4KCMW-low.gif
 
Figure 6-23 Nonlinearity vs Temperature
GUID-20201005-CA0I-HJRV-KT05-J5HGMPPZMXBD-low.gif
 
Figure 6-25 Signal to Noise Ratio vs Supply Voltage
GUID-20201005-CA0I-0JF4-SNVC-NWPJNLFRK8NX-low.gif
 
Figure 6-27 Total Harmonic Distortion vs Supply Voltage
GUID-20201005-CA0I-VRHZ-SWKM-NFLXLKSFQ1BF-low.gif
 
Figure 6-29 Input-Referred Noise Density vs Frequency
GUID-20201005-CA0I-LM8M-Z3NP-QVKWQBQR8LLR-low.gif
 
Figure 6-31 Common-Mode Rejection Ratio vs Temperature
GUID-20201005-CA0I-46NV-VTHQ-131FFTJQSNC4-low.gif
 
Figure 6-33 Power-Supply Rejection Ratio vs Temperature
GUID-20201005-CA0I-CJML-L0PP-KSJDF7XQJ30D-low.gif
 
Figure 6-35 Input-Supply Current vs Temperature
GUID-20201005-CA0I-3TNB-G8W9-VBSZXFT0JNVL-low.gif
 
Figure 6-37 Output Rise And Fall Time vs Supply Voltage
GUID-20201005-CA0I-WPPZ-686M-2VP7VS6JV572-low.gif
 
Figure 6-39 VIN to VOUT Signal Delay Time vs Supply Voltage
GUID-20201005-CA0I-03ZN-DMPJ-ZFSRMD7B5DCS-low.gif
 
Figure 6-6 Input Bias Current vs Supply Voltage
GUID-20201005-CA0I-ZCND-Z4BC-XBJ7QQQT9LZZ-low.gif
 
Figure 6-8 Output vs Differential Input Voltage
GUID-20201005-CA0I-QKTD-QQQZ-SZT5KRR0TDGD-low.gif
 
Figure 6-10 Output Phase vs Input Frequency
GUID-20201005-CA0I-S3VX-JJNS-JLFV1MXSHC2K-low.gif
 
Figure 6-12 Output Bandwidth vs Temperature
GUID-20201005-CA0I-SM8S-2PCV-SBPW1T05BTBK-low.gif
 
Figure 6-14 Gain Error vs Supply Voltage
GUID-20201005-CA0I-XGDS-BBLT-NTQV52MMTDVK-low.gif
 
Figure 6-16 Gain Error Drift Histogram
GUID-20201005-CA0I-H1TL-WDJS-VVSFDVBD0XTK-low.gif
 
Figure 6-18 Offset Error vs Supply Voltage
GUID-20201005-CA0I-TX7T-GHMJ-CZBWK4WNZQHL-low.gif
 
Figure 6-20 Offset Error Drift Histogram
GUID-20201005-CA0I-RJRM-2XMD-ZTMXQTKMT2BV-low.gif
 
Figure 6-22 Nonlinearity vs Supply Voltage
GUID-20201005-CA0I-CMMP-2HDC-HKZSM5JJRB7M-low.gif
 
Figure 6-24 Signal to Noise Ratio vs Differential Input Voltage
GUID-20201005-CA0I-VTH6-P3JW-7NSLNTXDL8NH-low.gif
 
Figure 6-26 Signal to Noise Ratio vs Temperature
GUID-20201005-CA0I-LQ0K-1WFV-Q640GGT0GVQ4-low.gif
 
Figure 6-28 Total Harmonic Distortion vs Temperature
GUID-20201005-CA0I-5H2T-VV6N-CRTB41MHCM2G-low.gif
 
Figure 6-30 Common-Mode Rejection Ratio vs Input Frequency
GUID-20201005-CA0I-ZG4X-HSDW-XTHDDMMJHPQB-low.gif
 
Figure 6-32 Power-Supply Rejection Ratio vs Ripple Frequency
GUID-20201005-CA0I-LTCL-KJ9T-TBGKFK3CX9MN-low.gif
 
Figure 6-34 Input-Supply Current vs Supply Voltage
GUID-20201005-CA0I-JBTZ-FBSV-NW1VQWX5HLV8-low.gif
 
Figure 6-36 High-Side LDO Line Regulation
GUID-20201005-CA0I-WW7Q-JZ65-03RRWBBWJXQZ-low.gif
 
Figure 6-38 Output Rise And Fall Time vs Temperature
GUID-20201005-CA0I-HNQJ-ZQPR-WZFRZRWR1DMH-low.gif
 
Figure 6-40 VIN to VOUT Signal Delay Time vs Temperature